

μ-op Fission: Hyper-threading without the Hyper-headache

Anthony Cartolano

Robert Koutsoyannis

Daniel S. McFarlin

Carnegie Mellon University

Dept. of Electrical and Computer Engineering

Streaming WHT Results on Intel Multicore: Best Versus Single Core

Penryn, Core i7 Best vs. Single Core Performance



WHT Input Size



- Characterized by degree of sharing α (Cost of Communication)⁻¹
- SIMD: share register file, functional units, cache hierarchy
- SMP: share main memory and QPI link

Hierarchy of Software Interfaces?



- General Purpose SW threading model to rule them all: affinity knob
- Overhead: intrinsics vs. OpenMP vs. APIs + Runtimes
- Amortizing runtime overhead dictates partitioning: precludes SMT



- View SMT and SIMD as a continuum for parallel numeric code
- Expose SMT to SW and Encode SMT loop parallelization with intrinsics to minimize overhead
- **Requires HW/SW support and co-optimization to achieve**



Outline

Motivation

- SMT Hardware Bottlenecks
- μ-op Fission
- Required software support
- **Experimental Results**
- Concluding Remarks



Generic N-way SMT



Narrow Front-End vs. Wide Backend

2-Way SMT Case Study



- Front-End (Fetch & Decode) is implemented as Fine-Grained **Multi-threading**
 - Done to reduce i-cache, decode latency
 - Can lead to back-end starvation

μ-op Fission





- 2 iterations compiler-fused with clone bit
 - Equivalent to unroll-and-jam optimization
- Decoder fissions iterations into available RATs
 - Reduces fetch & decode bandwidth and power
 - Allows narrow front-end to keep wide back-end pipeline full

Formal HW/SW Co-Design: The Data Pump Architec



High Dimensional Non-Uniform HW Parameter Space Spiral

Cost: Area (mm²)



Software Architecture: Spiral

- Library generator for linear transforms (DFT, DCT, DWT, filters,) and recently more ...
- Wide range of platforms supported: scalar, fixed point, vector, parallel, Verilog, GPU
- Research Goal: "Teach" computers to write fast libraries
 - Complete automation of implementation and optimization
 - Conquer the "high" algorithm level for automation
- When a new platform comes out: Regenerate a retuned library
- When a new platform paradigm comes out (e.g., CPU+GPU):
 Update the tool rather than rewriting the library

Intel uses Spiral to generate parts of their MKL and IPP libraries

Spiral: A Domain Specific Program Generator



Iteration of this process to search for the fastest

y[3] = f10 + f11;

Spiral Formula Representation of SAR





Spiral's Automatically Generated PFA SAR Image Formation Code



SAR Image Formation on Intel platforms

performance [Gflop/s]



- Algorithm byJ. Rudin (best paper award, HPEC 2007): 30 Gflop/s on Cell
- Each implementation: vectorized, threaded, cache tuned, ~13 MB of code
- Code was not written by a human



Required Software Support

- Executable has stub code which initializes pagetables and other CPU control registers at load time on all HW contexts
- Compiler performs virtual Loop-Unroll-and-Jam on tagged loops
 - Maximizes sharing
 - SMT Thread Cyclic Partitioning



Fork Support Need a lightweight fork mechanism

Presently, Can only communicate between SMT register files via memory



- Load/Store Queue prevents materialization in most cases
- Prefer to have multi-assign statement for loop index with a vector input



Need broadcast assignment for live-in set to the loop





Sample Loop Execution





Experimental Setup

Architecture Parameter(s)	Value(s)
Fetch/Decode Width	8
Dispatch/Issue Width	4
Commit Width	4
Load/Store Queue	48/32
ROB Size	256
Physical Register File Size	256
Physical Register Files	3
Load/Store/Arithmetic/FP Units	2/2/2/2
L1 Cache Size/Latency	16 KB/1 cycle
L2 Cache Size/Latency	256 KB/5 cycles
L3 Cache Size/Latency	4 MB/8 cycles
Main Memory Latency	140 cycles

- Used PTLSim with above configuration
 - Larger ROB size + physical register size than Nehalem
 - Smaller number of functional units
 - Simulate μ-op fission with explicit unroll-and-jam of source code coupled with penalized functional unit latencies



Experimental Results

Speedup of Various Kernels via µ-op Fission SMT

percentage reduction in total cycle count



Results Drilldown



Performance Improvement of Various μArch Metrics for μ-op Fissioned SSE interpolation Kernel

percentage improvement over baseline





Concluding Remarks

- Demonstrated a HW/SW Co-optimization approach to SMT parallelization
- Preliminary evaluation suggests performance benefit for a range of numerical kernels
- Scales with number of SMT contexts
- "Thread Fusion" research suggests a 10-15% power consumption reduction is possible due to reduced fetch/decode
- Future work: handling control-flow with predication and diverge-merge

THANK YOU!





Questions?









