

Accelerating MCAE with GPUs

Information Sciences Institute



15 Sept 2010 Bob Lucas, Gene Wagenbreth, Dan Davis, Roger Grimes {rflucas,genew,ddavis}@isi.edu and grimes@lstc.com







MCAE Sparse Solver Bottleneck Review of Multifrontal Method Adding a GPU Performance Results Future Directions









Mechanical Computer Aided Engineering **ABAQUS, ANSYS, LS-DYNA, & NASTRAN ISVs** GOTS Alegra, ALE3D, CTH, & ParaDYN **Broad range of capabilities Static analysis Vibration analysis Crash analysis**









Shaped charge Courtesy FEA Info & LSTC

CH47 Landing Courtesy FEA Info & Boeing



USC Viterbi

School of Engineering



Computational Bottleneck



Total time Linear solver Factorization

2057 sec. 1995 sec. 1981 sec.

97% 96%

Test Problem: cylinders cyl1e8

AWE benchmark 230K 3D Finite Elements Courtesy LSTC







Toy Sparse Matrix



7

8

		1	4	
	do 4 k = 1, 9			
	do 1 i = $k + 1$, 9			
	a(i, k) = a(i,k) / a(k,k)	2	5	
1	continue			
	do 3 j = k + 1, 9			
	do 2 i = $k + 1$, 9	3	6	
	a(i,j) = a(i,j) -			
	1 a(i,k) *	1 Σ	X_X	X
	2 a(k,j)	3	XX	
2	continue	2 2		*
3	continue	7	X	XX
4	continue	9	X	XX
-		8	XX	X *



9 Χ X* X X* X *X *XX* X $\mathbf{X}\mathbf{X}\mathbf{X}\mathbf{X}$ X* X**XX

4

5

6



School of Engineering





A Real Problem : "Hood"



Automotive Hood Inner Panel Springback using LS-DYNA





"Hood" Elimination Tree



Each frontal matrix's triangle scaled by operations required to factor it.







Concurrency within frontal matrices Small P => column wrap Large P => 2D (ala LINPACK benchmark)

Concurrency across elimination tree Frontal matrices only dependent on children "Subtree – subcube" typically used Limits communication











Ubiquitous, cheap, high performance!

GFLOPS





Figure 1-1. Floating-Point Operations per Second for the CPU and GPU

Courtesy NVIDIA

GPU Architecture



ISI

Multiple SIMD cores

Multithreaded O(1000) per GPU

Banked shared memory 16 Kbytes C1060 48 Kbytes C2050

Simple thread model Only sync at host









Fortran vs CUDA



```
ip=0;
                                            for (j = jl; j <= jr; j++) {</pre>
                                              if(ltid <= (j-1)-jl){
                                                gpulskj(ip+ltid) = s[IDXS(jl+ltid,j)];
                                              ip = ip + (j - 1) - jl + 1;
do j = jl, jr
  do i = jr + 1, ld
                                              syncthreads();
    x = 0.0
                                            for (i = jr + 1 + tid; i <= ld;
    do k = jl, j - 1
                                                 i += GPUL THREAD COUNT) {
       x = x + s(i, k) * s(k, j)
                                              for (j = jl; j <= jr; j++) {</pre>
    end do
                                                gpuls(j-jl,ltid) = s[IDXS(i,j)];
    s(i, j) = s(i, j) - x
                                              ip=0;
  end do
                                              for (j = jl; j <= jr; j++) {</pre>
end do
                                                x = 0.0f;
                                                for (k = j_1; k <= (j-1); k++)
                                                  x = x + gpuls(k-jl,ltid) * gpulskj(ip);
                                                  ip = ip + 1;
                                                  gpuls(j-jl,ltid) -= x;
                                              for (j = jl; j <= jr; j++) {</pre>
                                                s[IDXS(i,j)] = gpuls(j-jl,ltid);
```

} }



USC Viterbi

School of Engineering



Initial Experiment



Assemble frontal matrix on host CPU

Initialize by sending panel of assembled frontal matrix

Only large frontal matrices due to high cost of sending data to and from GPU







Eliminate panels



Factor diagonal block

Note: host is faster, but its better to avoid data transfer







Eliminate panels



Eliminate off-diagonal panel

Earlier CUDA code







Fill Upper Triangle









Update Schur Complement



Update panels with DGEMM

DGEMM is extremely fast!

We've observed >100 GFlop/s Tesla C2050 (i4r8)







Update Schur Complement



Wider panels in Schur complement

DGEMM is even faster







Return Entire Frontal Matrix

Return error if diagonal of 0.0 encountered or pivot threshold exceeded

Otherwise complete frontal matrix is returned

Schur complement added to initial values on host CPU





USC Viterbi

School of Engineering



Factoring a Frontal Matrix Timing on C1060 (i4r4)



Method Name	GPU msec	%GPU time
Copy data to and from GPU	201.0	32.9%
Factor 32x32 diagonal blocks	42.6	7.0%
Eliminate off diagonal panels	37.0	6.1%
Update with SGEMM	330.6	54.1%
Total time	611.4	100.0%



Calibrating Expectations Dense Kernel Performance



Intel Nehalem Host 2 sockets * 4 cores * {4,2} ALUs * 2.6 GHz We get ~80 GFlop/s (r4) and 53 GFlop/s (r8)

NVIDIA Tesla C1060 30 processors * {8,1} ALUs * 1.3 GHz We get 170 GFlop/s (r4)

NVIDIA Tesla C2050 (aka, Fermi) 28 processors * {16,8} ALUs * 1.15 GHz We get 97 GFlop/s (r8)



Kernel Performance (i4r8) C2050 vs 8 Nehalem Cores



Upper GPU, lower CPU - red means GPU is faster

		Update	Order	
Degree	1024	2048	3072	4096
512	N/A	23.5	32.3	42.0
	22.8	47.0	49.9	51.5
1024	22.3	42.5	57.0	<mark>66.7</mark>
	43.2	48.1	50.5	51.8
1536	36.2	55.5	<mark>68.8</mark>	77.3
	42.2	49.0	49.9	52.0
2048	47.9	<mark>66.6</mark>	<mark>78.2</mark>	<mark>86.1</mark>
	46.8	49.8	51.2	52.2
2560	57.0	73.9	<mark>83.6</mark>	<mark>91.5</mark>
	48.0	50.3	51.5	52.0
3072	<mark>65.6</mark>	<mark>80.1</mark>	<mark>89.0</mark>	<mark>97.4</mark>
	49.0	50.8	51.4	52.6



What goes on GPU?





Handful of large supernodes near the root of the tree





Computational Bottleneck



Total time Linear solver Factorization Suitable for GPU? 2057 sec. 1995 sec. 1981 sec.

97% 96% 88%

AWE benchmark 230K 3D Finite Elements Courtesy LSTC





Number of Supernodes & Factor Operations in Tree







Number of SuperNodes and Factor Operations per Level

Multicore Performance (i4r4) USC Viterbi vs. the Elimination Tree School of Engineering





Multicore Performance per Level (CPU Only)

USC Viterbi School of Engineering LS-DYNA Implicit CPU vs. CPU & GPU (i8r8)



LS-DYNA on Outer3 (End to End)







Near-term Future Bigger Problems



- Problems that don't fit in GPU memory
 - Out-of-core to host memory?
- Performance Optimization
 - Better NVIDIA libraries
 - Re-optimize our CUDA kernel
 - Overlap computation & communication
- Pivoting for numerical stability
- Distributed memory (e.g., MPI)
 - One GPU per Supernode
 - Kernel with MPI and GPUs



CUBLAS 3.2 is Faster



CUBLAS 3.2 based on UTK's MAGMA We've seen: SGEMM 398 Gflop/s DGEMM 231 Gflop/s





Longer-term Future Smaller Problems



- Factor smaller frontal matrices on GPU
 - Maintain real stack on GPU
 - Assemble initial values on GPU
- If the entire matrix fits on the GPU
 - Forward and back solves
 - Exploit GDRAM memory B/W









Factoring large frontal matrices on Nvidia C2050 Sped up LS-DYNA implicit **Another factor of 2X likely** Explicit will be much harder Similar results for other implicit MCAE codes **BCSLIB-GPU** too **ISVs slowly to come to market Modest speedup** Support and pricing issues







This material is based on research sponsored by the U.S. Joint Forces Command via a contract with the Lockheed Martin Corporation and SimIS, Inc., and on research sponsored by the Air Force Research Laboratory under agreement numbers F30602-02-C-0213 and FA8750-05-2-0204. The U.S. Government is authorized to reproduce and distribute reprints for Governmental purposes notwithstanding any copyright notation thereon. The views and conclusions contained herein are those of the authors and should not be interpreted as necessarily representing the official policies or endorsements, either expressed or implied, of the U.S. Government. Approved for public release; distribution is unlimited.

