

# Queueing Theory Modeling of a CPU-GPU System



September 15, 2010

Lindsay B. H. May, Ph.D.  
Systems Engineer




- GPGPUs have been touted as the solution to the loss of the AltiVec engine in PowerPCs in the embedded space
- We set out to answer a few questions...
  - Are GPGPUs all that they are purported to be?
  - What are some of the defining architectural limitations?
  - We know they're good for graphics but how well do they map into our problem space?
  - Is there a discernable task/data level parallelism “line” defined by the architecture?
  - Is there a reasonable mathematical modeling approach to this problem?

# OpenCL Model, Kuck Diagram, and Queueing Model



# Queueing Equations



$$\rho = \lambda / \mu$$

$\rho^*$ ,  $\lambda^*$  include effects of blocking

## M/M/1/K

$$P_K = \begin{cases} \frac{(1-\rho)\rho^K}{1-\rho^{K+1}} & (\rho \neq 1) \\ \frac{\rho^K}{K+1} & (\rho = 1) \end{cases}$$

$$\lambda^* = \lambda(1 - P_K)$$

$$N = \begin{cases} \frac{\rho^*}{1-\rho^*} - \frac{(K+1)(\rho^*)^{K+1}}{1-(\rho^*)^{K+1}} & (\rho^* \neq 1) \\ \frac{K}{2} & (\rho^* = 1) \end{cases}$$

GPGPUs for HPEC – Hype or Hope?