



RAPID: A Rapid Prototyping Methodology for Embedded Systems

**Huy Nguyen, Thomas Anderson, Stuart Chen, Ford Ennis, Michael Eskowitz,
Andy Heckerling, Tanya Kortz, George Lambert , Larry Retherford, Michael Vai**


HPEC 2009

23 September 2009

MIT Lincoln Laboratory



RAPID - Rapid Advanced Processor In Development




Main features of RAPID:

- **Composable board design process**
 - Custom processor composed of tiles extracted from known-good boards
 - Form factor highly flexible
 - Tiles accompanied with verified firmware / software for host computer interface
- **Container framework allowing co-design of boards and IPs**
 - Portable FPGA Container Infrastructure with on-chip control infrastructure, off-chip memory access, and host computer interface
 - Surrogate board can be used while target board(s) are being designed or purchased




Composable Board Design Flow




Reduces time 50% to 66% as well as increases probability of first-spin success



RAPID System Development



- 6 months head start on surrogate system
 - Overlapping of FPGA and board design
 - Standardized control interface allows smooth porting to objective system
- 2 months saved in system debug and integration
 - *Incremental integration* with local storage for data path source / sink



MIT Lincoln Laboratory