

A Special-Purpose Processor System with Software-Defined Connectivity

Benjamin Miller, Sara Siegal, James Haupt, Huy Nguyen and Michael Vai

MIT Lincoln Laboratory

22 September 2009

This work is sponsored by the Navy under Air Force Contract FA8721-05-0002. Opinions, interpretations, conclusions and recommendations are those of the authors and are not necessarily endorsed by the United States Government.

SPP-HPEC09-1 BAM 10/1/2009



Outline

• Introduction

- System Architecture
- Software Architecture
- Initial Results and Demonstration
- Ongoing Work/Summary




Why Software-Defined Connectivity?

- Modern ISR, COMM, EW systems need to be flexible
 - Change hardware and software in theatre as conditions change
 - Technological upgrade
 - Various form factors
- Want the system to be open
 - Underlying architecture specific enough to reduce redundant software development
 - General enough to be applied to a wide range of system components


E.g., different vendors

- Example: Reactive electronic warfare (EW) system
 - Re-task components as environmental conditions change
 - Easily add and replace components as needed before and during mission






Special Purpose Processor (SPP) System









- Hardware components physically connected
- Connections through backplane are fixed (no configuration management)
- No added latency but inflexible






- Everything communicates through the middleware
 - Hardware components have on-board processors running proxy processes for data transfer
- Most flexible, but there will be overhead due to the middleware





- Configuration manager sets up all connections across the switch fabric
- May still be some co-located hardware, or some hardware that communicates via a processor through the middleware
- Overhead only incurred during configuration





- TCL middleware developed to support the SPP system
 - Essential foundation
- Resource Manager sets up (virtual) connections between processes




Outline

- Introduction
- System Architecture
- Software Architecture
- Initial Results and Demonstration
- Ongoing Work/Summary




System Configuration

- 3 COTS boards connected through VPX backplane
 - 1 Single-board computer, dual-core PowerPC 8641
 - 1 board with 2 Xilinx Virtex- 5
 FPGAs and a dual-core 8641
 - 1 board with 4 dual-core 8641s
 - Processors run VxWorks
- Boards come from same vendor, but have different board support packages (BSPs)
- Data transfer technology of choice: Serial RapidIO (sRIO)
 - Low latency important for our application
- Implement middleware in C++






System Model



SPP-HPEC09-11 BAM 10/1/2009




System Model





System Model






Outline

- Introduction
- System Architecture
- Software Architecture
- Initial Results and Demonstration
- Ongoing Work/Summary



Publish/Subscribe Middleware




Middleware acts as interface to both application and hardware/OS

SPP-HPEC09-15 BAM 10/1/2009




Abstract Interfaces to Middleware



- Middleware must be abstract to be effective
 - Middleware developers are unaware of hardware-specific libraries
 - Users have to implement functions that are specific to BSPs




XML Parser



- Resource manager is currently in the form of an XML parser
 - XML file defines topics, publishers, and subscribers
 - Parser sets up the middleware and defines virtual network topology



Middleware Interfaces



- Base classes
 - DataReader, DataReaderListener and DataWriter interface with the application
 - Builder interfaces with BSPs
- Derive board- and communication-specific classes




Builder



- Follows the Builder pattern in Design Patterns*
- Provides interface for sRIO-specific tasks
 - e.g., establish sRIO connections, execute data transfer
- Certain functions are empty (not necessarily virtual) in the base class, then implemented in the derived class with BSPspecific libraries



Publishers and Subscribers



- DataReaders, DataWriters and DataReaderListeners act as "Directors" of the Builder
 - Tell the Builder what to do, Builder determines how to do it
- DataWriter used for publishing, DataReader and DataReaderListener used by subscribers
- Derived classes implement communication(sRIO)-specific, but not BSP-specific, functionality
 - e.g., ring a recipient's doorbell after transferring data




Outline

- Introduction
- System Architecture
- Software Architecture
- Initial Results and Demonstration
- Ongoing Work/Summary



Software-Defined Connectivity Initial Implementation


- Experiment: Process-toprocess data transfer latency
 - Set up two topics
 - Processes use TCL to send data back and forth
 - Measure round trip time with and without middleware in place








Software-Defined Connectivity Communication Latency







Demo 1: System Reconfiguration

















Proc #1/Transmit are publisher/subscriber on topic TransmitWaveform









Outline

- Introduction
- System Architecture
- Software Architecture
- Initial Results and Demonstration
- Ongoing Work/Summary



Ongoing Work





- Develop the middleware (configuration manager) to set up fixed connections
 - Mode 3: Objective system

- Automate resource management
 - Dynamically reconfigure system as needs change
 - Enable more efficient use of resources (load balancing)



- Developing software-defined connectivity of hardware and software components
- Enabling technology: low-latency pub/sub middleware
 - Abstract base classes manage connections between nodes
 - Application developer implements only system-specific send and receive code
- Encouraging initial results
 - At full sRIO data rate, overhead is negligible
- Working toward automated resource management for efficient allocation of processing capability, as well as automated setup of low-latency hardware connections