Photonic On-Chip Networks for Performance-Energy Optimized Off-Chip Memory Access

GILBERT HENDRY

JOHNNIE CHAN, DANIEL BRUNINA, LUCA CARLONI, KEREN BERGMAN

> Lightwave Research Laboratory Columbia University New York, NY





Main Premise

- Current memory subsystem technology and packaging are not well-suited to future trends
 - Networks on chip
 - Growing cache sizes
 - o Growing bandwidth requirements
 - Growing pin counts

SDRAM context

- DIMMs controlled fully in parallel, sharing access on data and address busses
- Many wires/pins
- Matched signal paths (for delay)
- DIMMs made for short, random accesses





[Intel]







Lightwave Research Lab, Columbia University

Memory Control

Complex DRAM control

• Scheduling accesses around:

- × Open/closed rows
- × Precharging
- × Refreshing
- × Data/Control bus usage



Lightwave Research Lab, Columbia University

Experimental Setup – Electronic NoC

System:

- 2cm×2cm chip
- 8×8 Electronic Mesh
 - 28 DRAM Access points (MCs)
 - o 2 DIMMs per DRAM AP

• Routers:

- 1 kb input buffers (per VC)
- 4 virtual channels
- 256 b packet size
- o 128 b channels
- 32 nm tech. point (ORION)
 - Normal V_t
 - $V_{dd} = 1.0 V$
 - Freq = 2.5 GHz

Traffic:

- Random core-DRAM access point pairs
- Random read/write
- Uniform message sizes
- Poisson arrival at 1µs



DRAM:

- Modeled cycle-accurately with DRAMsim [Univ. MD]
- DDR3 (10-10-10) @ 1333 MT/s
- 8 chips per DIMM, 8 banks per Chip, 2 ranks







Lightwave Research Lab, Columbia University

Advantages of Photonics

- Decoupled energy-distance relationship
- No long traces to drive and synch with clock
 - DRAM chips can run faster
 - Less power

Less pins on DIMM module and going into chip

- Eventually required by packaging constraints
- Waveguides can achieve dramatically higher density due to WDM

• DRAM can be arbitrarily distant – fiber is low loss













Memory READ Transaction

←

- 4) MC receives READ command
- 5) Switch is setup from modulators to DIMM, and from DIMM to network
- 6) Path setup travels back to receiving Processor. Path ACK returns when path is set up
- 7) Row/Col addresses sent to DIMM optically
- 8) Read data returned optically
- 9) Path torn down, MC knows how long it will take



Memory WRITE Transaction

- 4) MC receives WRITE command, which is also a path setup from the processor to memory gateway
- 5) Switch is setup from modulators to DIMM
- 6) Row/Col addresses sent to DIMM
- 7) Switch is setup from network to DIMM
- 8) Path ACK sent back to Processor
- 9) Data transmitted optically to DIMM
- 10) Path torn down from Processor after

data transmitted





Advantages of Photonics

- Decoupled energy-distance relationship
- No long traces to drive and synch with clock
 DRAM chips can run faster

o Less power

- Less pins on DIMM module and going into chip
 - Eventually required by packaging constraints
 - o Waveguides can achieve dramatically higher density due to WDM

• DRAM can be arbitrarily distant – fiber is low loss

 Simplified memory control logic – no contending accesses, contention handled by path setup

• Accesses are optimized for large streams of data

Experimental Setup - Photonic

System:

- 2cm×2cm chip
- 8×8 Photonic Torus
 - o 28 DRAM Access points (MCs)
 - 2 DIMMs per DRAM AP

• Routers:

- 256 b buffers
- 32 b packet size
- 32 b channels
- 32 nm tech. point (ORION)
 - High V_t
 - $V_{dd} = 0.8 V$
 - Freq = 1 GHz
- Photonics 13λ

Traffic:

- Random core-DRAM access point pairs
- Random read/write
- Uniform message sizes
- Poisson arrival at 1µs



DRAM:

- Modeled with our event-driven DRAM model
- DDR3 (10-10-10) @ 1600 MT/s
- 8 chips per DIMM, 8 banks per Chip









Power = 13.3 W

Total Power = 2.53 W

(Including laser power)

Summary

- Extending a photonic network to include access to DRAM looks good for many reasons:
 - Circuit-switching allows large burst lengths and simplified memory control, for increased bandwidth.
 - Energy efficient end-to-end transmission
 - Alleviates pin count constraints with high-density waveguides



PhotoMAN