



Impact on High-Performance Applications: FPGA Chip Bandwidth at 40 nm


*J. Ryan Kenny
Altera Corporation
101 Innovation Drive
San Jose, CA 95134*

*High-Performance Embedded Computing Workshop
23-25 September 2008*





40-nm Transceiver Eye and Jitter Test Set Up

Item	Parameters
Transceiver	$V_{OD} = 0.6 \text{ V}$
Conditions	Nominal voltages: $V_{CCHX} = 3.0 \text{ V}$, $V_{CCHTX} = 1.4 \text{ V}$ $V_{CCLX} = 1.1 \text{ V}$ Temperature: 25°C
Data rates/pattern	6.375 Gbps, 8.5 Gbps, and 10 Gbps/on chip PRBS7



40-nm Transceiver Eye Diagram at 8.5 and 10 Gbps



Pattern
↓
PRBS 7

V_{OD}
↓
600 mV

DJ
↓
10.3 ps


**8.5 Gbps
RJ (RMS)**
↓
1.23 ps

**10 Gbps
RJ (RMS)**
↓
1.35 ps

Extraordinary jitter performance


High-Performance Applications

Chip-to-chip bandwidth




- In excess of 100 Gbps
- (Mixture of 8.5 Gbps and 3.125 Gbps)

Chip-to-backplane



- As many as 48 lanes
- 24 up to 8.5 Gbps

Soon: Drive optical



- 10G optical
- (Future)