

# Large Multicore FFTs: Approaches to Optimization

#### **Sharon Sacco and James Geraci**

24 September 2008

This work is sponsored by the Department of the Air Force under Air Force contract FA8721-05-C-0002. Opinions, interpretations, conclusions and recommendations are those of the author and are not necessarily endorsed by the United States Government

**MIT Lincoln Laboratory** 

HPEC 2008-1 SMHS 9/24/2008



#### Outline



- Technical Challenges
- Design
- Performance
- Summary

- 1D Fourier Transform
- Mapping 1D FFTs onto Cell
- 1D as 2D Traditional Approach





- This is a simple equation
- A few people spend a lot of their careers trying to make it run fast



# Mapping 1D FFT onto Cell



• Small FFTs can fit into a single LS memory. 4096 is the largest size.





• Large FFTs must use XDR memory as well as LS memory.

- Medium FFTs can fit into multiple LS memory. 65536 is the largest size.
- Cell FFTs can be classified by memory requirements
- Medium and large FFTs require careful memory transfers



### **1D as 2D Traditional Approach**





#### Outline

#### • Introduction



- Design
- Performance
- Summary

- Communications
- Memory
- Cell Rounding



#### Communications





#### Memory





## **Cell Rounding**



• Average value – x01 + 0 bits

• Average value – x01 + .5 bit

- The cost to correct basic binary operations, add, multiply, and subtract, is prohibitive
- Accuracy should be improved by minimizing steps to produce a result in algorithm



### Outline

- Introduction
- Technical Challenges
- Design
- Performance
- Summary

- Using Memory Well
  - Reducing Memory Accesses
  - Distributing on SPEs
  - Bit Reversal
  - Complex Format
- Computational Considerations



#### FFT Signal Flow Diagram and Terminology

radix 2 stage



- Size 16 can illustrate concepts for large FFTs
  - Ideas scale well and it is "drawable"
- This is the "decimation in frequency" data flow
- Where the weights are applied determines the algorithm



### **Reducing Memory Accesses**

- Columns will be loaded in strips that fit in the total Cell local store
- FFT algorithm processes 4 columns at a time to leverage SIMD registers
- Requires separate code from row FFTS
- Data reorganization requires SPE to SPE DMAs
- No bit reversal





# 1D FFT Distribution with Single Reorganization



- One approach is to load everything onto a single SPE to do the first part of the computation
- After a single reorganization each SPE owns an entire block and can complete the computations on its points



#### 1D FFT Distribution with Multiple Reorganizations



 A second approach is to divide groups of contiguous butterflies among SPEs and reorganize after each stage until the SPEs own a full block



# **Selecting the Preferred Reorganization**

		Single Reorganization		Multiple Reorganizations	
Typical N is 32k complex elements		<ul> <li>Number of exchanges         <ul> <li>P * (P - 1)</li> </ul> </li> <li>Number of elements         exchanged         <ul> <li>N * (P - 1) / P</li> </ul> </li> <li>N - the number of elements in SPE m</li> </ul>		<ul> <li>Number of exchanges         <ul> <li>P * log<sub>2</sub> (P)</li> </ul> </li> <li>Number of elements         exchanged         <ul> <li>(N / 2) * log<sub>2</sub> (P)</li> </ul> </li> <li>emory, P - number of SPEs</li> </ul>	
	Number of SPEs	Number of Exchanges	Data Moved in 1 DMA	Number of Exchanges	Data Moved in 1 DMA
	2	2	N / 4	2	N / 4
	4	12	N / 16	8	N / 8
	8	56	N / 64	24	N / 16

• Evaluation favors multiple reorganizations

Fewer DMAs have less bus contention

Single Reorganization exceeds the number of busses

- DMA overhead (~  $.3\mu$ s) is minimized
- Programming is simpler for multiple reorganizations



- Bit reversal of columns can be implemented by the order of processing rows and double buffering
- Reversal row pairs are both read into local store and then written to each others memory location



- Exchanging rows for bit reversal has a low cost
- DMA addresses are table driven
- Bit reversal table can be very small
- Row FFTs are conventional 1D FFTs



#### • Two common formats for complex



#### Interleaved complex format reduces number of DMAs



#### Outline

- Introduction
- Technical Challenges
- Design
- Performance
- Summary

- Using Memory Well
- Computational Considerations
   Central Twiddles
   Algorithm Choice



#### **Central Twiddles**



**Central Twiddles for 1M FFT** 

 Central twiddles are a significant part of the design

- Central twiddles can take as much memory as the input data
- Reading from memory could increase FFT time up to 20%
- For 32-bit FFTs central twiddles can be computed as needed
  - Trigonometric identity methods require double precision

Next generation Cell should make this the method of choice

 Direct sine and cosine algorithms are long



### **Algorithm Choice**



- Cooley-Tukey has a constant operation count
  - 2 muladd to compute each result for each stage
- Gentleman-Sande varies widely in operation count
  - 1 3 operations for each result
- DC term has the same accuracy on both
- Gentleman-Sande worst term has 50% more roundoff error when fused multiply-add is available



#### **Radix Choice**

Cooley Tukey Radix 4 $t_1 = x_1 * w^z$ $t_2 = x_k * w^{z/2}$ $t_3 = x_m * w^{3z/2}$	<ul> <li>Number of operations for 1 radix 4 stage (real or imaginary: 9 ( 3 mul, 3 muladd, 3 add)</li> <li>Number of operations for 2 radix 2 stages (real or imaginary): 6 ( 6 muladd)</li> </ul>	
$s_0 = x_j + t_1$ $a_0 = x_j - t_1$ $s_1 = t_2 + t_3$ $a_1 = t_2 - t_3$	<ul> <li>Higher radices reuse computations but do not reduce the amount of arithmetic needed for computation</li> <li>Fused multiply add instructions are more accurate than multiply followed by add</li> </ul>	
$y_{j} = s_{0} + s_{1}$		
$y_k = s_0 - s_1$ $y_1 = a_0 - i * a_1$	• Radix 2 will give the best accuracy	
$y_{m} = a_{0} + i * a_{1}$		

• What counts for accuracy is how many operations from the input to a particular result



- Introduction
- Technical Challenges
- Design
- Performance
- Summary



### **Estimating Performance**

#### I/O estimate:

- Number of byte transfers to/from XDR memory: 33560192 (minimum)
- Bus speed to XDR: 25.3 GHz
- Estimated efficiency: 80%
- Minimum I/O time: 1.7 ms

#### **Computation estimate:**

- Number of operations: 104875600
- Maximum FLOPS: 205
- Estimated efficiency: 85%
- Minimum Computation time: .6 ms (8 SPEs)
- Timing estimates typically cannot include all factors
  - Computation is based on the minimum number of instructions to estimate
  - I/O timings are based on bus speed and amount of data
  - Experience is a guide for the efficiency of I/O and computations

#### 1M FFT estimate (without full ordering): 2 ms



## **Preliminary Timing Results**

**1M FFT Timings** 



- Timing results are close to predictions
  - 4 SPEs about a factor of 4 from prediction
  - 8 and 16 SPEs closer to prediction



- A good FFT design must consider the hardware features
  - Optimize memory accesses
  - Understand how different algorithms map to the hardware
- Design needs to be flexible in the approach
  - "One size fits all" isn't always the best choice
  - Size will be a factor
- Estimates of minimum time should be based on the hardware characteristics

# • 1M point FFT is difficult to write, but possible