

High Performance Processing with MONARCH – A Case Study in CT Reconstruction

Kenneth Prager

Raytheon Company 2000 E. El Segundo Blvd El Segundo, CA 90245 keprager@raytheon.com David Rohler Multi-Dimensional Imaging 31300 Bainbridge Rd. Solon, OH 44139 rohler@mdivac.com

Pat Marek Raytheon Company 2000 E. El Segundo Blvd El Segundo, CA 90245 psmarek@raytheon.com

Arthur Dartt Multi-Dimensional Imaging 31300 Bainbridge Rd. Solon, OH 44139 dartt@mdivac.com Lloyd Lewins Raytheon Company 2000 E. El Segundo Blvd El Segundo, CA 90245 Ilewins@raytheon.com

High Performance Embedded Computing (HPEC) Workshop

23-25 September 2008

(A) Approved for public release; distribution is unlimited.



Problem Statement



- Develop an embedded system for mobile, real-time reconstruction of cone beam CT imagery
- System must provide 1 2 TFLOP/S of processing throughput while only consuming around a kilowatt of power
- Spiral cone beam reconstruction requirements:
 - 1.125 TFLOP/S of throughput
 - 100 GB/S Read/modify/write bulk memory access



Compact VAC Overview







Example transport vehicle - Stryker

- Compact VAC (Volume AngioCT) is an advanced Computed Tomography (CT) system proposed for development by DARPA to allow combat casualty assessment in forward battlefield positions
- Size, weight and power enable mobility and portability suitable for use in multiple vehicles and enclosures for forward and rear military applications



9/23/08 Page 4

VAC Algorithm Overview

- CT cone-beam reconstruction is a computational algorithm that transforms a sequence of raw views into volume images.
- Volume images are typically organized as a "stack" of cross-sectional 2D slice images.
- Reconstruction consists of two components:
 - cone-beam filter process
 - Each view is independently filtered
 - No storage required
 - Low latency
 - cone-beam backprojection process
 - each reconstruction slice has contributions from a large range of views
 - each view impacts a large number of slices.
 - The range of slices and/or views is too large to fit into cache or local memory
 - Algorithms must be designed so that slice data and/or view data constantly flow in and out of local memory



- Input: Raw Views
 - 384 x 896 (768 x 896 after filtering)
 - 5270 total views
 - 6 second collection time (1.1 mS per view)
- Output: Volume Slices
 - 512 x 512
 - 1800 total slices
 - 6 60 second reconstruction time (3.3 33 mS per slice)



Backprojector: Mapping Views to Slices



QuickTime™ and a Apple Intermediate Codec decompressor are needed to see this picture.

- Approximately 550 view images are needed to construct a slice image.
- A new slice is started every 3 views.
- Additionally, each view image is used by approximately 220 slice images.
- Therefore, all 220 slices are held in memory for concurrent processing.
- As a slice is completed, its resources are freed, and a new slice is started in its place.

	View Numbers Needed
Slice Number	for Reconstruction
1	1-550
2	4-553
3	7-556

Basic concept...

```
for each new view
   for all active slices
      read slice portion
      for each active pixel in slice
           interpolate view data pixel
           update slice pixel
           end
           write slice portion
      end
end
```

Backprojector: Mapping Views to Slices



QuickTime™ and a Apple Intermediate Codec decompressor are needed to see this picture.

- Approximately 550 view images are needed to construct a slice image.
- A new slice is started every 3 views.
- Additionally, each view image is used by approximately 220 slice images.
- Therefore, all 220 slices are held in memory for concurrent processing.
- As a slice is completed, its resources are freed, and a new slice is started in its place.

	View Numbers Needed
Slice Number	for Reconstruction
1	1-550
2	4-553
3	7-556

Basic concept...

```
for each new view
   for all active slices
      read slice portion
      for each active pixel in slice
           interpolate view data pixel
           update slice pixel
           end
           write slice portion
      end
end
```

Backprojector: Mapping Views to Slices



QuickTime™ and a Apple Intermediate Codec decompressor are needed to see this picture.

- Approximately 550 view images are needed to construct a slice image.
- A new slice is started every 3 views.
- Additionally, each view image is used by approximately 220 slice images.
- Therefore, all 220 slices are held in memory for concurrent processing.
- As a slice is completed, its resources are freed, and a new slice is started in its place.

	View Numbers Needed
Slice Number	for Reconstruction
1	1-550
2	4-553
3	7-556

Basic concept...

```
for each new view
   for all active slices
      read slice portion
      for each active pixel in slice
           interpolate view data pixel
           update slice pixel
           end
           write slice portion
      end
end
```

Power efficiency equivalent to 10 Pentiums¹

- Balanced I/O & Processing uniquely suited to Signal Processing needs

MOrphable Networked micro-ARCHitecture Single, programmable chip type which can replace custom ASICs

What is MONARCH?

- Saves \$20 30M development cost and 18 36 months of development schedule per ASIC
- Power and performance similar to custom ASICs > 3 6 GFLOPS/W
- Programmable and Scaleable

System-on-a-Chip: Standalone solution for embedded applications Enabler for ultra small UAVs, hand-helds, munitions, etc.









Kavtheon

MONARCH Chip Overview





- 6 RISC Processors
- 12 MBytes on-chip DRAM
- 2 DDR2 External Memory Interfaces (8 GB/s BW)
- Flash Port (32 MB)
- 2 Serial RapidIO Ports (1.25 GB/s each)
- 16 IFL ports
 (2.6 GB/s each)
- On-chip Ring 40 GB/s
- Reconfigurable Array: FPCA (64 GFLOPS)

9/23/08 Page 10

MONARCH Building Blocks

- Module Specs
 - 256 GFLOP/s throughput
 - 48 Mbytes EDRAM
 - 8 GBytes DDR2-DRAM
 - 381 Gbits/sec I/O rate
 - IFL & SRIO combined
 - 80 140 Watts

Chassis Specs

VME/VPX form factor

– 2.3 TFLOP/s throughput

72 GBytes DDR2-DRAM

432 Mbytes EDRAM

- Flexible I/O options - 720 - 1260 Watts

 VME/VPX form factor Conduction-cooled

8888 8888888 A MONARCH Module (View Filter) MONARCH Module (1/8) MONARCH Module (2/8) MONARCH Module (3/8) MONARCH Module (4/8) MONARCH Module (5/8) MONARCH Module (8/8) MONARCH Module (6/8) MONARCH Module (7/8) /O Module or Spare /O Module or Spare Power Supply Module /O Module or Spare /O Module or Spare or Spare Spai Switch Module Switch Module SBC Module /O Module /O Module





Raytheon



9/23/08 Page 11

Mapping Checklist

- Examine the system I/O requirements
- Examine the system DDR2-DRAM requirements
 - Capacity and bandwidth
- Examine the system EDRAM requirements
 - Capacity and bandwidth
- FPCA Processing operations
 - Estimate the ops/channel for each function (FIR, FFT)
 - Calculate the total ops per unit time...

ops/sample · #samples Sample Time

- Calculate the number of MALU elements needed to compute the required ops, given the clock speed
- FPCA Memory operations
 - Estimate the memory for each function (FIR, FFT)
 - Determine the number of data transfers per data clock for each memory type
- System layout
 - Calculate the number of chips required to process all inputs given the number of math and memory clusters available for the required operations
 - Calculate the number of DDR2 and EDRAM elements required
 - Layout system based on stressing requirements





Processing Key Requirements



- View Filter Receive 5270, 384 x 896 view images in 6 seconds; store, process, and distribute them over 12 seconds
 - Input data rate: (5270 x 384 x 896 x 2) / 6 = 605 MB/S
 - Input storage: (5270 x 384 x 896 x 2) = <u>3.6 GB</u>
 - Output data rate: (5270 x 768 x 896 x 2) / 12 = 605 MB/S
- Backprojection Receive 5270, 768 x 896 views in 12 seconds; Read 220 512 x 512 slices per view, process, and write back to DRAM, over 12 seconds
 - Total slice data rate: (220 x 5270 x 512 x 512 x 4) / 12 = <u>102 GB/S</u>
 - Number DRAM ports needed: 102 GB/S / 3.56 GB/S = $\underline{29} \Rightarrow 29$ chips
 - Slice storage per DRAM port: $(220 \times 512 \times 512 \times 4) = 231 \text{ MB}$
 - FPCA ports per DRAM port: 3.56 GB/S / 1.33 GB/S = $\underline{3}$
 - View data storage (EDRAM): (768 x 896 x 2) = <u>1.4 MB</u>



Final Mapping of Algorithm Chain to Signal Processing Hardware



Raytheon



Backprojection Implementation Details







Comparison to GP-GPU

- Current model is to use GPU as a coprocessor
 - Data is collected by main processor and then moved to GPU via PCI Express
 - PCI Express limits performance
 - Realistic performance is ~ 1.6 GB/S per port
- Total slice data rate of ~102 GB/S results in needing 64 GPUs
- Each GPU consumes ~200 Watts of power
- 64 x 200 W (plus an additional 800 Watts for support) = 13.6 KW
- Therefore, system efficiency is 0.08 GFLOP/S per Watt
- Compare this to ~ 1 GFLOP/S per Watt for MONARCH





Conclusions



- To achieve the goal of mobile, real-time reconstruction of cone beam CT imagery, it is necessary to develop a computational platform that can supply 1 2 TFLOP/S while only consuming around a kilowatt of power.
- The MONARCH processor was developed under a DARPA contract with the goal of providing exceptional compute capacity and highly flexible data bandwidth capability coupled with state-of-the-art power efficiency and full programmability.
- We have presented:
 - an overview of a cone beam CT system
 - an overview of the reconstruction algorithm
 - the parameters for Compact VAC
 - a processing solution based on MONARCH
 - a demonstration showing that MONARCH is a natural fit to provide a mobile, low power solution for real-time cone beam CT reconstruction