





Programming Examples that Expose Efficiency Issues for the Cell Broadband Engine Architecture

William Lundgren (<u>wlundgren@gedae.com</u>, Gedae), Rick Pancoast (Lockheed Martin), David Erb (IBM), Kerry Barnes (Gedae), James Steed (Gedae) HPEC 2007

Introduction




- Cell Broadband Engine (Cell/B.E.) Processor
- Programming Challenges
 - Distributed control
 - Distributed memory
 - Dependence on alignment for performance
- Synthetic Aperture Radar (SAR) benchmark
- Gedae is used to perform the benchmark
- If programming challenges can be addressed, great performance is possible
 - 116X improvement over quad 500MHz PowerPC board

Cell/B.E. Architecture




- Power Processing Element (PPE)
- Eight Synergistic Processing Elements (SPE)
 - 4 SIMD ALUs
 - DMA Engines
 - 256 kB Local Storage (LS)
- System Memory
 - 25 GB/s
- Element Interconnect Bus (EIB)
 - Over 200 GB/s



Gedae Addresses the Software Architecture




- Software architecture defines how software is distributed across processors like the SPEs
- Optimizing the software architecture requires a global view of the application
- This global view cannot be obstructed by libraries



Gedae's Approach is Automation



- The functional specification is specified by the programming language
- The implementation specification defines how the functionality is mapped to the HW (i.e., the software architecture)
- Automation, via the compiler, forms the multithreaded application





Synthetic Aperture Radar Algorithm


Stages of SAR Algorithm



- Partition
 - Distribute the matrix to multiple PEs
- Range
 - Compute intense operation on the rows of the matrix
- Corner Turn
 - Distributed matrix transpose
- Azimuth
 - Compute intense operation on the rows of [M(i-1) M(i)]
- Concatenation
 - Combine results from the PEs for display

Stages Execute Sequentially





SAR Performance



- Platforms used
 - Quad 500 MHz PowerPC AltiVec Board
 - IBM QS20 Cell/B.E. Blade Server (using 8 SPEs at 3.2 GHz)
- Comparison of large SAR throughput
 - Quad PowerPC Board 3 images/second
 - IBM QS20 347.2 images/second
- Maximum achieved performance on IBM QS20

Algorithm	8 SPEs
Range	112.9 GFLOPS
Corner Turn	12.88 GB/s
Azimuth	128.4 GFLOPS
TOTAL SAR	97.94 GFLOPS




Synthetic Aperture Radar Algorithm

Tailoring to the Cell/B.E.

Processing Large Images




- Large images do not fit in LS
 - Size of each SPE's LS: 256 kB
 - Size of example image: $2048 \times 512 \times 4 \text{ B/w} = 4 \text{ MB}$
- Store large data sets in system memory
- Coordinate movement of data between system memory and LS



Strip Mining




- Strip mine data from system memory
 - DMA pieces of image (rows or tiles) to LS of SPE
 - Process pieces of image
 - DMA result back to system memory



Gedae Automated Implementation of Strip Mining



- Unmapped memory type
 - Platform independent of specifying memory outside of the PE's address space, such as system memory
- Gedae can adjust the granularity
 - Up to increase vectorization
 - Down to reduce memory use
- Specify rowwise processing of a matrix as vector operations
 - Use matrix-to-vector and vector-to-matrix boxes to convert



Gedae can adjust the implementation to accommodate the processor



Synthetic Aperture Radar Algorithm

Range Processing

Range Processing






- Break matrix into sets of rows
- Triple buffering used so new data is always available for processing

Time	DMA to LS	Process	DMA from LS				
0	Subarray 0 -> Buf 0						
1	Subarray 1 -> Buf 1	Buf 0					
2	Subarray 2 -> Buf 2	Buf 1	Buf 0 -> Subarray 0				
3	Subarray 3 -> Buf 0	Buf 2	Buf 1 -> Subarray 1				
4	Subarray 4 -> Buf 1	Buf 0	Buf 2 -> Subarray 2				
Repeat pattern							
N	Buf 1 Buf 0 -> Subari						
N+1			Buf 1 -> Subarray N-1				

Implementation of Range






Trace Table for Range Processing




- Vector routines
 - FFT (2048) 5.62us
 - Real/complex vector multiply (2048) 1.14us
- Communication
 - Insert 0.91us
 - Extract 0.60us
- Total
 - 8.27us per strip
 - 529us per frame
 - 832us measured
- Scheduling overhead
 - 303us per frame
 - 256 primitive firings



Scheduling Overhead



- Gaps between black boxes are
 - Static scheduling overhead: determine next primitive in current thread
 - Dynamic scheduling overhead:
 determine next thread
- Static scheduling overhead will be removed by automation





Synthetic Aperture Radar Algorithm

Corner Turn

Distributed Corner Turn






- Break matrix into tiles
- Assign each SPU a set of tiles to transpose
- Four buffers in LS, two inputs and two outputs

Time	DMA to LS	Process	DMA from LS			
0	0,0 -> Buf0					
1	0,1 -> Buf1	Buf0 -> Buf2				
2	0,2 -> Buf0	Buf1 -> Buf3	Buf2 -> 0,0			
3	0,3 -> Buf1	Buf0 -> Buf2	Buf3 -> 1,0			
4	0,4 -> Buf0	Buf1 -> Buf3	Buf2 -> 2,0			
Repeat pattern						
R*C-1			Buf2 -> R-1,C-1			

Implementation of Corner Turn






Trace Table for Corner Turn



- Vector routine
 - Matrix transpose (32x32) 0.991us
- Transfer
 - Vary greatly due to contention
- Total
 - 1661us measured
- Scheduling overhead
 - 384 primitive firings






Synthetic Aperture Radar Algorithm

Azimuth Processing

Azimuth Processing


Gedae

- Double buffering of data in system memory provides M(i-1) and M(i) for azimuth processing
- Triple buffering in LS allows continuous processing
- Output DMA'ed to separate buffer in system memory



Implementation of Azimuth






Trace Table for Azimuth Processing



- Vector routines
 - FFT/IFFT (1024) 2.71us
 - Complex vector multiply (1024) 0.618us
- Communication
 - Insert 0.229us
 - Get 0.491us
- Total
 - 6.76us per strip
 - 1731us per frame
 - 2058us measured
- Scheduling overhead
 - 327us per frame
 - 1280 primitive firings






Synthetic Aperture Radar Algorithm


Implementation Settings

Distribution to Processors



- Partition Table is used to group primitives
- Map Partition Table is used to assign partitions to processors






Implementation of Strip Mining



- Subscheduling is Gedae's method of applying strip mining
- Gedae applies maximum amount of strip mining
 - Low granularity
 - Low memory use
- User can adjust the amount of strip mining to increase the vectorization





Synthetic Aperture Radar Algorithm

Efficiency Considerations

Distributed Control




- SPEs are very fast compared to the PPE
 - SPEs can perform 25.6 GFLOPS at 3.2 GHz
 - PPE can perform 6.4 GFLOPS at 3.2 GHz
- PPE can be a bottleneck
- Minimize use of PPE
 - Do not use the PPE to control the SPEs
 - Distribute control amongst the SPEs
- Gedae automatically implements distributed control

Alignment Issues



- Misalignment can make a large impact in performance
- Input and output of DMA transfers must have same alignment




Gedae automatically enforces proper alignment to the extent possible

Alignment in DMA List




- Destination of DMA List transfers are
 - Contiguous
 - On 16 byte boundaries



Implications to Image Partitioning



- Rowwise partitioning
 - Rows should be 16 byte multiples



- Tile partitioning
 - Tile dimensions should be 16 byte multiples

SysMem	0		7		7	0
	14		21			7
	28		35			14
	42		49			21


21 14 7 0

Inefficient – source and destination for each row have different alignments

Evidence of Contention



- Performance of 8 SPE implementation is only 50% faster than 4 SPE implementation
- Sending tiles between system memory and LS is acting like a bottleneck
- Histogram of tile get/insert shows more variation in 8 SPE execution



Summary



- Great performance and speedup can be achieved by moving algorithms to the Cell/B.E. processor
- That performance cannot be achieved without knowledge and a plan of attack on how to handle
 - Streaming processing through the SPE's LS without involving the PPE
 - Using the system memory and the SPEs' LS in concert
 - Use of all the SIMD ALU on the SPEs
 - Compensating for alignment in both vector processing and transfers
- Gedae can help mitigate the risk of moving to the Cell/B.E. processor by automating the plan of attack for these tough issues