

Evaluating Partial Reconfiguration for Embedded FPGA Applications



