# **MOTIVATION AND OBJECTIVE**



- Discrete Signal Transforms (DSTs)
  - DFT, DCT: major performance component in many applications
  - Hardware accelerated but at high area cost
  - Example: 4P DFT formulation and others
- Distributed (dedicated) hardware architectures (DHAs)
  - Partitioning plays key role in performance and resource optimization.
- Partitioning beyond multi-device
  - Multi-core GPPs: IBM CELL BE, Intel Core Duo
  - System-on-Chip: Network-On-Chip
- Need tools to aid in partition exploration, mapping, implementation → design automation
- Can we improve partitioning by introducing high-level DST considerations?



**Distributed Hardware Architecture** 



DMAGIC = <u>DST</u> <u>Mapping</u> using <u>Algorithmic</u> and <u>Graph</u> <u>Interaction</u> and <u>Computation</u>



## TOOLS





#### Graph partitioning/placement algorithm

- P/P inspired by Kernighan Lin bipartition heuristic
- Extended to k-way partitioning for heterogeneous channels
- Cost function sensible to DHA main concerns
- DST graphical considerations heuristics

Cost Function

$$P = \left\langle \Phi_0, \Phi_1, \dots, \Phi_{m-1} \right\rangle$$



- **<u>Objective</u>:** Use DST rules to explore space of equivalent formulations in search for one that better suits the target architecture.
- **<u>Challenges</u>**: Combinatorial explosion of the solution space. Find rules amenable to hardware implementation.
  - <u>Approach</u>: Conducted experiments to assess the impact of transformations on partition quality. Results used to devise exploration strategy.

#### **Experiments:**

Effect of inter-column permutations Effect of node granularity

Have effect on solution quality, yet hard to establish heuristic.

Effect of breakdown strategy using DST decomposition rule



Observations on exhaustive small sized transforms

Greedy 'top-down' formulation exploration using breakdown strategy

### RESULTS





Latency Reduction: Average = 23.3%, Peak = 34.1%

Run-Time Reduction: Average = 98.0%, Peak = 99.9%



- Multiple opportunities to improve partitioning by taking advantage of DST and DHA features.
  - Graph level: regularity of permutations and operations.
    - Graph partitioning and area estimator can be made more sensible to DHA and DST concerns
  - Algorithmic level
    - Reformulation has significant impact on partition quality
    - Improvements over generic methodology
- Latency reduction (23.3% avg, 34.1% max), Runtime (98.8% avg, 99.9% max)
- Tools:
  - KTG: automated and extensible methodology for conversion of Kronecker product algebra (KPA) formulations into DFGs
  - Architectural model and high-level estimator for the implementation of distributed DSTs
  - Graph partitioning heuristic for k-way for DSTs to DHAs
- New heuristic for exploring DST formulation space
- New arbitrary decomposition DCT formulation