



Advanced Programming and Execution Models for Future Multi-Core Systems

Hans P. Zima

Jet Propulsion Laboratory, California Institute of Technology, Pasadena, CA and Institute of Computational Science, University of Vienna, Austria

High Performance Embedded Computing (HPEC) Workshop

MIT Lincoln Laboratory, 18-20 September 2007



Contents



1 Introduction

2 Towards High-Level Programming Models for Parallelism

3 Outline of a Generic Introspection Framework

4 Concluding Remarks





- The Problem: CMOS manufacturing technology approaches physical limits
 - power wall, memory wall, ILP wall
 - Moore's Law still in force (number of transistors on a chip increasing)
- Solution: Multicore technology
 - improvements by multiple cores on a chip rather than higher frequency
 - on-chip resource sharing provides cost and performance benefits
- Multicore systems have been produced since 2000
 - IBM Power 4;Sun Niagara;AMD Opteron;Intel Xeon;...
 - Quadcore systems by AMD, Intel recently introduced
 - IBM/Sony/Toshiba: Cell Broadband Engine
 - Power Processor (PPE) and 8 Synergistic PEs (SPEs)
 - peak performance 230 GF (1 TF expected by 2010)



Future Multicore Architectures: From 10s to 100s of Processors on a Chip

- ◆ Tile64 (Tilera Corporation, 2007)
 - 64 identical cores, arranged in an 8X8 grid
 - iMesh on-chip network, 27 Tb/sec bandwidth
 - 170-300mW per core; 600 MHz 1 GHz
 - 192 GOPS (32 bit)
 - Kilocore 1025 (Rapport Inc. and IBM, 2008)
 - Power PC and 1024 8-bit processing elements
 - 125 MHz per processing element
 - 32X32 "stripe" configuration
 - "stripes" dedicated to different tasks
- 512-core SING chip (Alchip Technologies, 2008)
 - for GRAPE-DR, a Japanese supercomputer project expected to deliver 2PFLOPS in 2008
- 80-core 1 TF research chip from Intel (2011)







HPC: Massive Parallelism Dominates the Path to Peta-Scale Machines





High Performance Computing and Embedded Computing: Common Issues



- High Performance Computing (HPC) and Embedded Computing (EC) have been traditionally at the extremes of the computational spectrum
- However, future HPC, EC, and HPEC systems will need to address many similar issues (at different scales):
 - multicore as the underlying technology
 - massive parallelism at multiple levels
 - power consumption constraints
 - fault tolerance
 - high-productivity reusable software





- Provide high-productivity programming models and tools
 - support nested data and task parallelism
 - allow control of locality, power management, performance
 - provide intelligent tools for program development, debugging, tuning
- Address fault tolerance at multiple levels
- Exploit the abundance of low-cost processors for introspection:
- fault tolerance
- performance tuning
- power management
- behavior analysis

Can programming models for HPC provide a guideline?



Contents



1 Introduction

2 Towards High-Level Programming Models for Parallelism

3 Outline of a Generic Introspection Framework

4 Concluding Remarks





The MPI Messing-Passing Model

- a portable standard allowing full control of communication
- widely adopted as the dominating HPC programming paradigm
- A main reason for its success has been the capability to achieve performance on clusters and distributed-memory architectures

Drawbacks of the MPI Model

- wide gap between the scientific domain and the programming model
- conceptually simple problems can result in very complex programs; simple changes can require significant modifications of the source
- Iack of separation between algorithm and communication management
- Higher-level Alternatives have been proposed since the 1990s
- High Performance Fortran (HPF) language family, ZPL,...
- OpenMP
- PGAS Languages (CoArray Fortran, UPC, Titanium)



K. Kennedy, C. Koelbel, and H. Zima: The Rise and Fall of High Performance Fortran: An Historical Object Lesson

Proc. History of Programming Languages III (HOPL III), San Diego, June 2007



High Productivity Computing Systems



Goals:

Provide a new generation of economically viable high productivity computing systems for the national security and industrial user community (2007 – 2010)

Impact:

- Performance (efficiency): critical national security applications by a factor of 10X to 40X
- Productivity (time-to-solution)
- **Portability** (transparency): insulate research and operational application software from system
- Robustness (reliability): apply all known techniques to protect against outside attacks, hardware faults, & programming errors



HPCS Program Focus Areas













Applications:

Intelligence/surveillance, reconnaissance, cryptanalysis, airborne contaminant modeling and biotechnology

High Productivity Languages: Chapel (Cray), X10 (IBM), and Fortress (Sun)

Source: Bob Graybill (DARPA) et al.





- Combination of ideas from HPF with modern language design concepts (OO, programming-in-the-large) and improved compilation technology
- Global view of data and computation
- Explicit specification of parallelism
 - problem-oriented: forall, iterators, reductions
 - support for data and task parallelism
- Explicit high-level specification of locality
 - data distribution and alignment
 - data/thread affinity control
 - user-defined data distributions
 - NO explicit control of communication

Chapel Webpage http://cs.chapel.washington.edu





```
const n= ..., epsilon= ...;
const DD: domain(2) = [0..n+1, 0..n+1];
      D: subdomain(DD) = [1..n, 1..n];
var delta: real;
var A, Temp: [DD] real; /*array declarations over domain DD */
A(0,1..n) = 1.0;
do {
    forall (i,j) in D { /* parallel iteration over domain D */
       Temp(i,j) = (A(i-1,j)+A(i+1,j)+A(i,j-1)+A(i,j+1))/4.0;
       delta = max reduce abs(A(D) - Temp(D));
      A(D) = Temp(D);
    } while (delta > epsilon);
```

writeln(A);

IPL Example: Jacobi Relaxation in Chapel



```
const L:[1..p,1..q] locale = reshape(Locales);
```

```
const n= ..., epsilon= ...;
const DD:domain(2)distributed(block,block)on L=[0..n+1,0..n+1];
      D: subdomain(DD) = [1..n, 1..n];
var delta: real;
var A, Temp: [DD] real; /*array declarations over domain DD */
A(0,1..n) = 1.0;
do {
    forall (i,j) in D { /* parallel iteration over domain D */
       \text{Temp}(i,j) = (A(i-1,j)+A(i+1,j)+A(i,j-1)+A(i,j+1))/4.0;
       delta = max reduce abs(A(D) - Temp(D));
       A(D) = Temp(D);
    while (delta > epsilon);
```

writeln(A);







Complete flexibility for

- distributing index sets across locales
- arranging data within a locale

Capability analogous to function specification

- unstructured meshes
- multi-block problems
- multi-grid problems
- distributed sparse matrices





- var A: [1..m,1..n] real;
- var x: [1..n] real;
- **var** y: [1..m] **real**;

y = sum reduce(dim=2) forall(i,j) in [1..m,1..n] A(i,j)*x(j);

Example Matrix-Vector Multiply on the CELL: V1

<pre>var A: [1m,1n] real; var x: [1n] real;</pre>		(original)
var y: [1m] real ;		Chapel
y = sum reduce (dim =2) forall (i,j	j) in [1m,1n] A(i,j)*x(j);	version
<pre>param n_spe = 8; /* number of s const SPE:[1n_spe] locale;</pre>	ynergistic processors (SPEs) */ /* declaration of SPE array */	
var A:[1m,1n]real distributevar x:[1n]real replicatedvar y:[1m]real distribute	ed(block,*) on SPE; l on SPE; ed(block) on SPE;	Chapel with (implicit) heterogeneous
y = sum reduce (dim =2) forall (i,j)	in [1m,1n] A(i,j)*x(j);	semantics
PPE Memory		ocal memory (k=4)





Example Matrix-Vector Multiply on the CELL: V2











- Explicit support for nested data and task parallelism
- Locality awareness via user-defined data distributions
- Separation of computation from data organization
- Special support for high-level management of communication (halos, locality assertions, etc.)
- Natural framework for dealing with heterogeneous multicore architectures and real-time computation
- Also: The high-level approach represented by Chapel makes a significant contribution to system reliability



Contents



1 Introduction

2 Towards High-Level Programming Models for Parallelism

3 Outline of a Generic Introspection Framework

4 Concluding Remarks



Requirements for Future Deep Space Missions



High-capability on-board computing

- autonomy
- science processing
- Radiation-hardened processor capability is insufficient
 - lags commercial products by 100X-1000X and two generations
- COTS-based multicore systems will be able to provide the required capability
- Fault Tolerance is a major issue
 - focus on dealing with Single Event Upsets (SEUs)
 - Total Ionization Dose (TID) is less of a problem





Explorer



NeptuneTriton Explorer



High-Capability On-Board System: Global View









- Deep hierarchy of hardware and software layers
- Fault tolerance must be addressed at each layer
- Approaches include
 - hardware fault tolerance
 - for example, spacecraft control computer
 - combination of hardware and software fault tolerance, e.g.:
 - system controller in the Space Technology 8 (ST-8) mission
 - isolation of cores in a multicore chip
 - software-implemented adaptive fault tolerance
 - Adjusting degree of fault tolerance to application requirements
 - exploiting knowledge about the domain or the algorithm
 - introspection can effectively support software fault tolerance

____ A Generic Framework for Introspection



Introspection...

- Exploits the abundance of processors in future systems
- Enables a system to become self-aware and context-aware:
 - monitoring execution behavior
 - reasoning about its internal state
 - changing the system or system state when necessary
- Can be implemented via a hierarchical system of agents
- Can be applied to many different scenarios, including:
 - fault tolerance
 - performance tuning
 - energy management
 - behavior analysis
- A prototype system will be implemented at the Jet Propulsion Laboratory

















- Introspection sensors yield information about the execution of the application:
 - hardware monitors: accumulators, timers, programmable events
 - low-level software monitors (e.g., at the message-passing level)
 - high-level software monitors (e.g., at a high-productivity language level)
- Introspection actuators provide mechanisms, data, and control paths for implementing feedback to the application:
 - instrumentation and measurement retargeting
 - resource reallocation
 - computational steering
 - program restructuring and recompilation (offline)



JPL









- Future HPC and EC systems will be based on multicore technology providing low-cost high-capability processing
- Key software challenges
 - programming and execution models combining high productivity with sufficient control for satisfying system requirements
 - intelligent tools supporting program development, debugging, and tuning
 - generic frameworks for introspection supporting fault tolerance, performance tuning, power management, and behavior analysis
- All these developments are currently in flow
 - architectures are a moving target
 - promising initial steps have been taken in many areas
 - successful high-productivity software solutions will take years to reach industrial strength