

Software Decomposition for Multicore Architectures

Ankit Jain, Ravi Shankar
Florida Atlantic University

Multicore Architectures: Software Reuse Challenge

- Reverse Engineer existing (legacy) software to port it on next generation Multicore Architectures
- Partition existing code over Multiple concurrent cores
- Transform existing Sequential Model based software to Concurrent Model based software

Methodology

- Ten Steps uses
 - Bottom-up Annotation
 - Middle-Out Analysis
 - Top-Down Representation
- Maximizes Software Reuse
- Performs Concurrency Modeling and Performance Simulations
- Selects MA and decomposed software architecture to meet QoS requirements

Results

- Analysis was performed on 2-Core and 4-Core architecture solutions for 2 Algorithms

Algorithm 1	Algorithm 2
<p data-bbox="407 572 633 611">Properties:</p> <ol data-bbox="146 634 909 1046" style="list-style-type: none">1. Master Processor – Processed CCD, CCDPP, CNTRL & REDEYE + Slave Management2. Slave Processor(s) – Processed Parallelized CODEC3. Pre-Expanded Instructions are passed to the Slave. Leads to heavy communication over the Bus.	<p data-bbox="1263 572 1489 611">Properties:</p> <ol data-bbox="981 634 1779 1046" style="list-style-type: none">1. Master Processor – Slave Management2. Slave Processor(s) – Processed Parallelized CCD, CCDPP, CNTRL, REDEYE, CODEC3. Slaves expands the instructions locally based on code and data received. Significant reduction in usage of the Bus as compared to Algorithm 1.
<p data-bbox="384 1079 658 1118">Performance:</p> <p data-bbox="146 1132 900 1218">4-Core showed over 23% improvement over 2-Core implementation</p>	<p data-bbox="1238 1079 1512 1118">Performance:</p> <p data-bbox="973 1132 1779 1375">4-Core showed over 65% (near 3x) improvement over 2-Core implementation. Algorithm 2 also showed significant reduction in total execution cost as compared to Algorithm 1.</p>