

**Algorithm Development for Future High Performance
Systems using SystemCV
Jigsaw: An Early Case Study**

**Imran H. Khan
SoftServ International Corp.
41 Eliot Hill Road
Natick MA 01760
i.khan@softserv-intl.com**

**High Performance Embedded Computing (HPEC)
Workshop**

19-21 September 2006

SystemC with Visualization: SystemCV


- HW/SW Simulation
- Concurrent Implementation
- Architecture exploration
- Hierarchical & modular design
- Visualization at module and system levels
- Incremental sophistication of both the communications and computational model
- IP protection

SystemCV = SystemC + Visualization Tool Kit (VTK)

Methodology-Specific Libraries Master/Slave library, etc	Layered Libraries Verification library TLM library, etc
Primitive Channels Signal, Fifo, Mutex, Semaphore, etc	
Structural Elements Modules Ports Interfaces Channels	Data Types 4-valued logic Bits and Bit Vectors Arbitrary Precision Integers Fixed-point types
Event-driven Simulation Events Processes	
C++ Language Standard	

SystemC Architecture
(IEEE 1666 Standard)

SystemCV Top Down Design



Jigsaw SystemCV

