




Verification Challenges

- Verification extremely complex
 - Complex distributed software architecture
 - Multiple domains
- State of the art
 - System-level modeling
 - Simulink®
 - Verification
 - Hardware Verification Languages
 - SystemVerilog, SystemC, e, Vera
 - Reuse-based methodologies
 - AVM, VMM, URM



AVM- A Reuse Based Verification Environment





Integrating AVM and Simulink®

