



# The HPEC Challenge Benchmark Suite

Ryan Haney, Jeremy Kepner, and Theresa Meuse

Massachusetts Institute of Technology Lincoln Laboratory

## HPEC 2006

This work is sponsored by the Defense Advanced Research Projects Agency under Air Force Contract FA8721-05-C-0002. Opinions, interpretations, conclusions, and recommendations are those of the authors and are not necessarily endorsed by the United States Government.



# **Motivation**





### **HPEC Challenge Benchmark Suite**

- Kernel Benchmarks
  - Single-processor operations
  - Taken from PCA program

- SAR Application Benchmark
  - Multi-processor compact application
  - Taken from HPCS program







- Motivation
  - Benchmark Suite
    - Kernel Benchmarks
    - SAR Application Benchmark
- Web Site



# **Signal and Image Processing Kernels**







# Information and Knowledge Processing Kernels



#### **Genetic Algorithm Pattern Match** Crossover Selection **Mutation** Compute best match for a pattern out of set of candidate patterns 0.3 0.2 Uses weighted mean-square error 0 ..... **Evaluation** Candidate Pattern 1 Evaluate each chromosome Pattern under test Candidate Pattern 2 Select chromosomes for next generation Mag **Crossover: randomly pair up chromosomes** . . . Range and exchange portions Candidate Pattern N Mutation: randomly change each chromosome **Database Operations Corner Turn** 8 4 0 Three generic 2 3 0 5 9 database operations: 5 7 4 6 2 6 10 search: find all 8 9 10 11 items in a given **Red-Black Tree** 7 11 3 **Data Structure** range insert: add items to Memory rearrangement of matrix the database contents delete:remove item Switch from row to column major Linked List from the database layout **Data Structures**



# **SAR System Architecture**







SAR Benchmark Computational Challenges and Data Products









- Motivation
- Benchmark Suite
  - Kernel Benchmarks
  - SAR Application Benchmark
  - Web Site





## HPEC Challenge Web Site: http://www.ll.mit.edu/HPECchallenge



- Purpose:
  - Allow exploration of performance results for a wide range of architectures
- Provide public and password protected pages
  - Secure potentially sensitive architecture results
- Public pages:
  - Benchmark information
  - Benchmark software
  - Periodic releases of benchmark results



#### **Introducing the HPEC Challenge Benchmark Suite**

The embedded computing community is faced with an ever increasing challenge of producing software, firmware, and hardware to meet the demands of high performance commercial and DoD applications. These application requirements are driving the use of new computer processing elements with new processor architectures and increasing the complexity of application software.

To provide a means to quantitatively evaluate such high performance embedded computing (HPEC) systems, we propose a challenge to the community in the form of a suite of benchmarks. The HPEC Challenge benchmark suite consists of a set of single-processor kernel benchmarks and a multi-processor application benchmark. The kernel benchmarks address important operations across a broad range of DoD signal and image processing applications. The application benchmark implements a scalable Synthetic Aperture Radar (SAR) application that is representative of one of the most common functions in DoD surveillance systems.

More information on the benchmarks is provided on the Benchmark page. Links to benchmark description pages can also be found below. The HPEC Challenge software distribution can be found on the Software page. Viewing or posting benchmark results to this web site requires registration to the site. Go to the Registration page to obtain a username and password.

The HPEC Challenge benchmarks and web site are works in progress. Please contact hpecChallenge@ll.mit.edu with any comments, questions, or suggestions for improvement.

#### Kernel Benchmarks

- 1. Time-Domain Finite Impulse Response Filter Bank TDFIR
- 2. Frequency-Domain Finite Impulse Response Filter Bank FDFIR
- 3. QR Factorization QR
- 4. Singular Value Decomposition SVD
- 5. Constant False-Alarm Rate Detection CFAR
- 6. Pattern Matching PM
- 7. Genetic Algorithm GA
- 8. Database Operations DB
- 9. Corner Turn CT

#### Multi-Processor Application Benchmark

1. Synthetic Aperature Radar - SAR

©2001-2005 Lincoln Laboratory, Massachusetts Institute of Technology. Disclaimer



## http://www.II.mit.edu/HPECchallenge Benchmark Information





#### Benchmarks

The HPEC Challenge benchmark suite consists of a set of eight kernel benchmarks and a set (SAR) system benchmark for quantitatively comparing HPEC systems. The kernel benchma across a broad range of DoD signal and image processing applications. The scalable SAR s one of the most common functions in DoD surveillance systems. In addition, it includes stor class of applications.

Metrics of interest for the benchmarks are defined on the metrics page.

#### **Kernel Benchmarks**

- 1. Time-Domain Finite Impulse Response Filter Bank TDFIR
- 2. Frequency-Domain Finite Impulse Response Filter Bank FDFIR
- 3. QR factorization QR
- 4. Singular Value Decomposition SVD
- 5. Constant False-Alarm Rate Detection CFAR
- 6. Pattern Matching PM
- 7. Genetic Algorithm GA
- 8. Database Operations DB
- 9. Corner Turn CT

#### **Multi-Processor Application Benchmark**

1. Synthetic Aperature Radar - SAR

Contact hpecC ©2001-2005 Lincoln Laboratory, Massachusetts Institute of Tec



#### Time-Domain Finite Impulse Response Filter Bank

The finite impulse response (FIR) filter is one of the basic operations in signal processing. This kernel implements a set of M FIR filters. Each FIR filter m, m  $\in \{0, 1, ..., M-1\}$ , has a set of impulse response coefficients  $w_m[k]$ ,  $k \in \{0 ... K-1\}$ . If the length of the input vector is N, the output of filter m,  $y_m$ , is the convolution of  $w_m$  with the input  $x_m$ :

$$y_m[i] = \sum_{k=0}^{K-1} x_m[i-k]w_m[k], \text{ for } i = 0, 1, \dots N-1.$$

We define two datasets in Table 1, one for a short filter and one for a long filter.

Table 1: FIR filter bank input parameters.



#### SAR Benchmark

The HPCS Scalable Synthetic Compact Application #3 (SSCA #3) simulates a sensor processing chain (Figure 1). It consists of a front-end sensor processing stage, where Synthetic Aperture Radar (SAR) images are formed, and a back-end knowledge formation stage, where detection is performed on the difference of the SAR images. It generates its own synthetic 'raw' data, which is scalable. The goal is to mimic the most taxing computation and I/O requirements found in many embedded systems, such as medical/space imaging, or reconnaissance monitoring. Its principal performance goal is throughput, in other words, to maximize the rate at which answers are generated. The computational kernels must keep up with copious quantities of sensor data. Its I/O kernels must manage both streaming data storage, as well as sequential file retrieval.



Haney - 10 HPEC 09/20/2006



## http://www.ll.mit.edu/HPECchallenge Software Distribution



∕* £o	1 480	$\begin{array}{llllllllllllllllllllllllllllllllllll$	temporary temporary the optimized	variables " "Addio factors"	alle	nge	
Home	Benchmarks	Software	Publications	Acknowledgments	Site Map	Login/Register	
Downlo Downlo	<b>tware</b> ad: HPEC Challenge ad: HPEC Challenge					Opening hpecChallenge You have chosen to open Image: the second second second second which is a: WinZip File from: http://home	
Version SAR mu page, F	tents: 1.0 of the benchma ulti-processor applica or now, the SAR ben CS program.	ition benchmark	ay be found on th	O Save to Disk	ith this file? Zip (default)		
Sof	tware In	structi	ons				OK Cancel
The foll director		nd instructions o		README.txt file found in the h the distribution file, use winzi			
						МІТ	Lincoln Laboratory



# http://www.ll.mit.edu/HPECchallenge Account Registration



- Registration
  - Obtain username, access to password protected pages
- Password protected pages:
  - Upload results to site
  - Architecture results, reports

for(phas { data for(	$e^{tr, tli},$ $e^{tr} = 0; $ $e^{tr} = 0; $ $e^{tr} = 0;$	temporary s the optimite t2r.	variables	alle	enge
Home Benchmark		Publications	Acknowledgments	Site Map	Login/Register
Register					
First Name	Ryan				

First Name	Ryan	
Last Name	Haney	
User Name	haney	
Password	Jololololololololol	0
Organization	MIT Lincoln Laboratory	
Email	haney@ll.mit.edu	-
Phone	781-981-5500	
ountry of citzenship	U.S.A.	
Area of Work	Government 💌	
Reason for use	High performance e computing research Lincoln Laboratory Digital Systems Gr	for the MIT Embedded

Contact hpecChallenge@ll.mit.edu

©2001-2005 Lincoln Laboratory, Massachusetts Institute of Technology. Disclaimer



# http://www.II.mit.edu/HPECchallenge Uploading Results



# Home Benchmarks Results Software Publications Acknowledgments Site Map Upload

#### **Welcome Ryan Haney**

This page allows a user to upload benchmark results to the HPEC Challenge website to be shared with other users. To upload results to the website, you must first enter information on the system that was benchmarked. The following sections allow you to add a new system along with relevant benchmark results to the site, or edit an existing system that you have added in the past.

#### Create a New System

The following link will prompt you for general information concerning the benchmarked system. A subsequent page will allow you to add more specific configuration details, and the actual benchmark results. No information will be viewable by other users until submitted to the site. This option will be provided on a subsequent page. System and result information may be deleted and removed from the site at any time.

• Create New System 🔫

#### Edit an Existing System

The following links allow you to add or edit system configur already added to the site.

- Mercury PowerPC G4 System 500 MHz G4 processor. Future documentat...
- Intel Xeon System 2.8GHz Xeon processor....

Contact hpecC

©2001-2005 Lincoln Laboratory, Massachusetts Institute of Tec

- Step 1
  - Create a new system
  - i.e. Describe the system you benchmarked





# http://www.ll.mit.edu/HPECchallenge

# **Uploading Results**





©2001-2005 Lincoln Laboratory, Massachusetts Institute of Technology. Disclaimer



# http://www.ll.mit.edu/HPECchallenge

# **Uploading Results**







# http://www.II.mit.edu/HPECchallenge **Viewing Results**



Upload

challenae

Site Map

nents

fo	TaPtr Commarks	eded un r, tli O; ph Cl = da Results	ase < p taPtro Software	e Publ	variables rtg:	Ackno	owle	allena	v vari led uni	ables for but		err Fiid
System	TDFIR (Mflop/s)	FDFIR	QR	SVD (Mflop/s)	CFAR	PM (Mflop/s)			lesults	Software Pu	ublications	5
Mercury PowerPC G4 System	1027.000	779.000	603.667	360.000	141.947	115.500	1:	<b>Mercury Pow</b>	erPC	G4 Syst	em	
Intel Xeon 232.20 User: Ryan Haney Organization: MIT Lincoln Laboratory Interconnect: Other				-45	6.	Optimized Code R	esults					
* System and resu	ilts have n	Description: system spec implementat Date Create	cifications a tion and res	nd benchma sults details	ark			Benchmark	Dataset	Workload (Mflop)	Latency (s)	
		Date Update						Time Domain FIR Filter Bank	2	1.97	0.0019	

©2001-2005 Lincoln Laboratory, Massachu

- **General comparisons** between architectures
- **Detailed results and** specifications for architectures

-	.01				
Home	Benchmarks	Results	Software	Publications	Acknowledgm
Mor		worD	C ( )	ictom	

Benchmark	Dataset	Workload (Mflop)	Latency (s)	Throughput (Mflop/s)	Throughput/Watt (Mflop/s/W)	Stability
Time Domain FIR Filter Bank (TDFIR)	2	1.97	0.0019	1027.0	205.4	1.000
Frequency Domain FIR Filter Bank (FDFIR)	1	33.55	0.0431	779.0	155.8	1.000
QR Factorization	1	397.33	0.6440	617.0	123.4	0.956
(QR)	2	30.53	0.0505	604.0	120.8	
	3	45.00	0.0763	590.0	118.0	
Singular Value	1	125.63	0.2725	461.0	92.2	0.464
Decomposition	2	20.27	0.0500	405.0	81.0	
(SVD)	3	153.67	0.7181	214.0	42.8	
Constant False-Alarm Rate	1	0.17	0.0011	156.0	31.2	0.864
Detection	3	41.05	0.3044	134.8	27.0	
(CFAR)	4	17.74	0.1314	135.0	27.0	3
Pattern Matching	1	1.20	0.0105	115.0	23.0	0.991
(PM)	2	13.59	0.1172	116.0	23.2	
Genetic Algorithm	1	0.01	0.0001	149.9	30.0	0.311
(GA)	2	0.50	0.0025	203.5	40.7	
	3	0.02	0.0002	96.5	19.3	
	4	0.11	0.0018	63.3	12.7	



# Summary



- The HPEC Challenge is a publicly available suite of benchmarks for the embedded space
  - Representative of a wide variety of DoD applications
- Benchmarks stress computation, communication and I/O
- Benchmarks are provided at multiple levels
  - Kernel: small enough to easily understand and optimize
  - Compact application: representative of real workloads
  - Single-processor and multi-processor
- See <u>http://www.ll.mit.edu/HPECchallenge/</u> for benchmark documentation and software
- Please send feedback to hpecChallenge@ll.mit.edu