



High Performance Low Density Parity Check and Turbo Decoding FPGA Implementation

**Ryan Shoup
MIT/LL
244 Wood Street, Lexington MA 02420
Email: Shoup@LL.MIT.EDU**

**High Performance Embedded Computing (HPEC)
Workshop**




19-21 September 2006

This work was sponsored by NOAA under contract FA8721-05-C-0002.
Opinions, interpretations, conclusions and recommendations are those of the authors, and are not
necessarily endorsed by the United States Government.



Maximizing Throughput

- Balance of component decoders
 - Pooling
 - Max log MAP algorithm
 - Scaling of APPs
 - Simultaneous decoding of codewords
 - Use of LLRs
- } Maximize Throughput









LDPC

- Balance of component decoders
- Pooling
- Max log MAP algorithm
- Scaling of APPs
- Simultaneous decoding
- Use of LLRs



Maximize Throughput





Turbo Decoding

- Balance of component decoders
 - Pooling
 - **Max log MAP algorithm**
 - **Scaling of APPs**
 - Simultaneous decoding
 - **Use of LLRs**
- } Maximize Throughput



Max Log Map

