



# **HPEC: Looking Back and Projecting Forward**

**D. Martinez, M. Arakawa, and R. Bond**

**MIT Lincoln Laboratory**

**E-mail: [dmartinez@ll.mit.edu](mailto:dmartinez@ll.mit.edu)**

**Phone: (781) 981-1001**

## **2006 High Performance Embedded Computing Workshop**

**This work was sponsored under Air Force Contract FA8721-05-C-0002. Opinions, interpretations, conclusions and recommendations are those of the authors and are not necessarily endorsed by the Department of Defense.**

**MIT Lincoln Laboratory**




# Outline

---

- ➔ • **Big Picture Over Past Decade**
  - **HPEC Representative Developments**
  - **DoD Landscape and Impact on HPEC**
  - **The Next Decade and Net-Centric Architectures**
  - **Summary**




# World Events and Directives Impacting DoD Investments






# DoD Budget and QDR Focus




\* Source: U.S. Office of Management and Budget



2001 Quadrennial Defense Review (from threat-based to capability-based acquisition)

2005 Quadrennial Defense Review



Reductions in next five years likely



# High Performance Embedded Computing

## - A Historical Perspective -

1997-1998

1999-2000



2001-2002

2003-2004

2005-2006

2007+

### Computing Systems



Intel Paragon & STAP Processor

AFRL HPCS & Improved Space Processor Architecture

NEC Earth Simulator & Mk 48 CBASS BSAR

LLGrid System & KASSPER

IBM Blue Gene & WorldScape Scalable Processing Platform

Net-centric / service-oriented architectures & unmanned platforms

- 40-50 MHz clock
- <0.1 to 12 MFLOPS per watt

- 200-333 MHz clock
- 30-40 MOPS per watt

- 80-500 MHz clock
- 60-90 MFLOPS per watt

- 500 MHz - 2.8 GHz clock
- 65-320 MFLOPS per watt

- 250-700 MHz clock
- 200 MFLOPS – 100s GFLOPS per watt

- 1000s GFLOPS per watt

### Enabling Technologies

- VSIPL & MPI standards
- Adaptive Computing Systems / Reconfigurable Computing

- Data Reorg forum
- High-performance CORBA
- VLSI Photonics
- Polymorphous Computing Architectures

- High-performance embedded interconnects
- Parallel MATLAB
- Cognitive Processing
- Integrated ASICs, FPGAs, and prog. devices

- Grid computing
- VXS (VME Switched Serial) draft standard

- VSIPL++ standard
- Multi-core processors

- Self-organizing wireless sensor networks
- Global Information Grid
- Distributed computing and storage



# HPEC Workshop Highlights

## 1997

- keynote: RADM K. Paige, USN
- 1st HPEC
- VSIPL API v1.0 released

## 1998


- keynote: F. Perry, SPAWAR
- 1st session dedicated to reconfigurable computing
- MPI/RT API v1.0 released

## 1999

- keynote: D. Tennenhouse, DARPA
- banquet: T. Sterling, JPL
- 1st banquet speaker

## 2000

- keynote: C. Holland, DUSD
- banquet: C. Williams, JPL
- 1st BAA/program announcement



## 2001

- keynote: G. Bell, Microsoft
- banquet: T. Knight, MIT AI Lab
- 1st session dedicated to parallel MATLAB

## 2002

- keynote: Maj Gen P Nielsen, USAF
- banquet: Cleve Moler, The Mathworks
- 1st VSIPL++ talk

## 2003


- keynote: J. Parmentola, ADRLM
- banquet: R. Kurzweil, Kurzweil Technologies
- 1st US-only session

## 2004

- keynote: D. Patterson, UC Berkeley
- banquet: M. Flynn, Stanford
- Grid computing

## 2005

- keynote: Brig Gen G. Connor, USAF
- banquet: M. Cusumano, MIT
- Cell processor





# Outline

- **Big Picture Over Past Decade**
- ➔ • **HPEC Representative Developments**
  - **DoD Landscape and Impact on HPEC**
  - **The Next Decade and Net-Centric Architectures**
- **Summary**



# A Decade of Embedded Computing


Late 1980s - Early 1990s



Mid-Late 1990s




Early 2000s - Mid 2000s



- Custom design
- COTS parts
- Non-portable SW
- Application specific prototype demonstration



- COTS HW
- Vendor specific SW
- Portable SW library
- Legacy SW
- June 1994- Sec. Def. Perry reduces reliance on military specs and standards: go commercial



- Balanced architectures
- Custom front-end HW followed by COTS back-end
- SW standards
- Leverages information technology from commercial sector



# Early 90's Space-Time Adaptive Processor



## HARDWARE OVERALL COMPLEXITY

| COMPONENT TYPE              | TOTAL SIZE  |
|-----------------------------|---|
| IC (LSI and VLSI)           | ≈ 25,000  |
| UNIQUE CUSTOM BOARD DESIGNS | 13 BOARD DESIGNS<br>I/O 288 PINS<br>≈ 200 ICs<br>125 SQUARE INCHES  |
| TOTAL BOARDS                | 134 BOARDS<br>113 PRINTED CIRCUIT<br>21 WIRE WRAP                   |
| TOTAL CHASSIS               | 14<br>11 REAL-TIME SIGNAL PROCESSING<br>3 CONTROL<br>21 SLOT 9U VME |




214899\_3.ai



# STAP Processor Top Level Architecture

## CUSTOM PROCESSOR ARCHITECTURE





# Custom Design with COTS Components

## CUSTOM DESIGN WITH OFF-THE-SHELF COMPONENTS

### HIGH-THROUGHPUT FIR FILTER



- INMOS A100**
- 400 MOPS
  - 16-BIT DATA INPUT
  - 36-BIT ARITHMETIC
  - 16 COMPLEX TAPS
  - 6.25 MHz CLOCK (8-Bit Coefficients)
  - POWER < 2 W

### COMPLEX MULTIPLIER



- PLESSEY PDSP16112**
- 16-BIT DATA INPUT
  - 12-BIT COEFFICIENTS
  - 10 MHz CLOCK
  - POWER < 500 mW

### PROGRAMMABLE DSP MICROPROCESSOR



- TI TMS320C30**
- 33 MFLOPS
  - 32-BIT FLOATING-POINT
  - 60 ns INSTRUCTION
  - 2 K × 32 ON-CHIP RAM
  - 2 SERIAL PORTS
  - 33 MHz CLOCK
  - POWER < 2 W

### HIGH-PERFORMANCE ALU



- IDT 7381**
- 16-BIT DATA INPUT
  - 16-BIT ARITHMETIC
  - 10 MHz CLOCK
  - POWER < 300 mW

### DUAL-PORTED RAM



**INTEGRATED DEVICE TECHNOLOGY  
IDT 7130**

- 1 K × 8
- ACCESS TIME 35 ns
- POWER < 800 mW

### CMOS STATIC RAM




- SHARP LH521002**
- 256 K × 4
  - ACCESS TIME 25 ns
  - POWER < 400 mW



182040-2



# Embedded Real-Time Signal Processor



- Reduction in hardware size
- Flexible waveform design
- High performance digital filtering functions
- 100–1000 billion operations per second



- Massively parallel processor
- Portable signal processing libraries
- Real-time performance
- 50–500 billion floating-point operations per second




# Front-End Processor Hardware



## Hardware Features


- Dedicated VLSI
- 100 GOPS
- Two 9U VME chassis
- Form factor:
  - 7.3 ft<sup>3</sup>
  - 210 lbs
  - 1.5 kW
- Throughput density:
  - 14 GOPS/ft<sup>3</sup>

## Chassis Level Architecture






# VLSI Custom Front-End Chip



## ASIC Features


- 2 GOPS
- 585 mil x 585 mil die
- 1.5 Million transistors
- 0.65 $\mu$  CMOS
- Three-layer metal
- 4 Watts/chip

## Performance Results





# Airborne Signal Processor






# Hardware Advances in Signal Processor Systems

200 GOPS  
40 ft<sup>3</sup>  
1000 lbs  
8.4 KW  
22 MOPS/W



**STAP Processor**  
1998

16 GFLOPS  
< 1 ft<sup>3</sup>  
2 lbs  
31 W  
500 MFLOPS/W



**Missile Seeker**  
2002



**Cluster**  
2005

432 GFLOPS  
46 ft<sup>3</sup>  
1200 lbs  
7.2 KW  
60 MFLOPS/W



**Adaptive Processor**  
1992



22 GOPS  
50 ft<sup>3</sup>  
1400 lbs  
8 KW  
3 MOPS/W

**AEGIS Surveillance Radar**  
2000



43 GFLOPS  
110 ft<sup>3</sup>  
1960 lbs  
14 KW  
3 MFLOPS/W



40 GFLOPS  
7.5 ft<sup>3</sup>  
200 lbs  
2 KW  
20 MFLOPS/W

**Knowledge Aided Radar**  
2003




450 GFLOPS  
9 ft<sup>3</sup>  
325 lbs  
1.5 KW  
300 MFLOPS/W



# Historical Perspective on Systems and Software

Capability



**Computational Throughput (1950 - 2003)**  
**20 KOPS to 480 GFLOPS**  
**> Factor  $10^7$  growth**




# Outline

- **Big Picture Over Past Decade**
- **HPEC Representative Developments**
- ➔ • **DoD Landscape and Impact on HPEC**
- **The Next Decade and Net-Centric Architectures**
- **Summary**



# DoD Quadrennial Defense Review




Continuing the reorientation of military capabilities and implementing enterprise-wide reforms to ensure structures and process support the President and the warfighter



# DoD Options and Capabilities Provided

## Provide more options for President, capabilities for CoComs

### Post-9/11 Security Challenges



### Capability Focus Areas



- Defeat terrorist networks
- Defend homeland in depth
- Prevent acquisition or use of WMD
- Shape choices of countries at strategic crossroads (*Assure, Dissuade, Deter, Defeat*)

*Options for President*

*Capabilities for COCOMs*



# Growth in UAV Investment





# Next Generation Systems Employing Phased-Array Architectures

## Challenges Facing Next Generation Systems

- Multi-Function System Capability
  - Programming Flexibility
  - Rapid context switching
- Increase Number of Phase Centers
  - High Computation Throughput
  - High Comm. and Memory
- Very constrained in form factor
  - Small size, weight and power
- Open system architecture

*Future Space-Based Radar*



*Navy Multi-Function Maritime Aircraft*



*Navy Global Hawk*



*F/A-18 E/F*



*JSF DemVal*




*F-22*



*Global Hawk MPRTIP*



*Space-Based Radar*




*JSTARS MPRTIP*







# Functions-Platforms-Sensors Desired






# Trends in Computing Technology



## Memory

- Speed  $\uparrow$  7% / year
- ITRS\* 2009 projections
  - 17 Gbits ( $2^{34}$  bits)/chip
  - 50 nm half-pitch
  - 0.8 - 1.0 V
  - \$223 / chip (1st year)

\*Reference: The International Technology Roadmap for Semiconductors (2005)



## System Interconnects

- Balanced architecture demands = 100s Gbytes for teraflops of computing
- Electrical based interconnects
  - Large power x volume product
  - Low performance for small message size transferred
  - Advances driven by commercial applications of network switching
- High-speed interconnects:
  - 10 Gbit Ethernet
  - 3GIO
  - HyperTransport / Infinipath
  - InfiniBand
  - Myrinet
  - QsNet
  - Rapid IO
  - SCI
  - StarFabric

Reference: Hot Interconnects Symposium  
Website: [www.hoti.org](http://www.hoti.org)

## Microprocessors

- ITRS\* 2009 projections
  - Speed  $\uparrow$  60% / year
  - 773 M transistors
  - 52 nm half-pitch
  - 12 GHz clock speed
  - \$85 / chip (1st year)

\*Reference: The International Technology Roadmap for Semiconductors (2005)


## System-of-Systems Warfare in the Littoral Environment






# Critical HPEC Enablers

## Cell Processor



- 3.2 GHz clock
- 200+ GFLOPS peak
- estimated 30-60 W

## Graphics / Video Processors



- ATI
- NVidia
- 550 MHz; 300 million transistors
- 256-512 bit memory bus
- 1-2 TOPS

## FPGAs



- Xilinx
  - 330K logic elements
  - 550 MHz clock
- Altera
  - 622 user I/O pins

## Chassis



- ATR
- VME / VME64 / VME64x
- air, conduction, or liquid cooling
- shock isolated vs. hard mounted

## Interconnects


- 10 Gbit Ethernet
- 3GIO
- HyperTransport / Infinipath
- InfiniBand
- Myrinet
- QsNet
- RapidIO
- SCI
- StarFabric

## Software



- VSIPL / VSIPL++
- MPI
- CORBA
- VxWorks
- Linux / RT Linux
- Service-Oriented Architecture
  - XML
  - WSDL
  - SOAP
  - UDDI



# Cell Multi-Processor System



- Total peak performance over 200 GFLOPS running at 3.2 GHz
- 90 nm CMOS process
- 25.6 GBytes/sec to Rambus DRAM
- Up to 20 GBytes/sec communication bandwidth to graphics processor



Reference: IBM Journal of Research and Development, Sept. 2005.





# Outline

- **Big Picture Over Past Decade**
- **HPEC Representative Developments**
- **DoD Landscape and Impact on HPEC**
- ➔ • **The Next Decade and Net-Centric Architectures**
- **Summary**



# Accuracy is more Important Than Precision when Projecting Forward



**“Cramming More Components Onto Integrated Circuits,”  
Dr. Gordon Moore  
Electronics Magazine,  
April 19, 1965  
“2x/12 months”**

**Prof. Carver Mead Coins the Term “Moore’s Law”**

**In 1975 Dr. Gordon Moore amends Original Statement to “2x/24 months”**

**As Progress Continued Industry Modified Original Statement to “2x/18 months”**



## **Gordon Moore Recent Comments\*:**

- “You know, engineers, we’re always way too optimistic in the short run. But in the long run, it will evolve much further than we can see now.”**
- “ I can never see more than about three generations.... The generation now is a couple of years....So I can see six to eight years further.”**

**\* Excerpt from: “Two pioneers Discuss Moore’s Law and the Birth of an Industry,” 40<sup>th</sup> Anniversary of Moore’s Law, at the Computer History Museum, participants Dr. Gordon Moore and Dr. Carver Mead, Microprocessor Report Oct. 2005.**



# HPEC Spanning a Broader Spectrum of Application





# Changes in Force Structure\*

- Navy Example -

## Today


### Platform-Centric



**Evolving**

## Tomorrow

### Network-Centric



- Stove-pipes

- Limited flexibility to adapt to new missions

- Large foot-print

- Network-based vs. hub and spoke model


- Global connectivity and continuous information sharing

- Expeditionary forces



# Migrating to a Net-Centric Architecture

## Global Information Sharing




## Net-Centric Technologies

- **Commercial sector**
  - Service oriented architectures
  - Web services
  - Terrestrial and wireless comms
  - Semantic Web
- **Military sector**
  - **Global Information Grid**
    - GIG-Bandwidth Expansion (terrestrial)
    - Joint Tactical Radio System
    - Transformational Satellite (TSAT)
    - Network Centric Enterprise Services (Core enterprise services to the GIG)
    - Information Assurance (encryption)
    - Teleport (theater, reach-back)
    - Joint network management system (joint network management tools)



# Building from a Commercial Service-Oriented Architecture

## Commercial Enterprise




- \* NCES = Net-Centric Enterprise Services
- \* HAIPE = High Assurance IP Encryption Hardware
- \* GIG = Global Information Grid



# Web Services Basics\*

XML: Information format  
 WSDL: Web services description  
 SOAP: Web services access  
 UDDI: Web services registry

Service = "A function that is well defined, self contained, and does not depend on the context or state of other services"




\* From Web Services and Service-Oriented Architectures, D. K. Barry, 2003



# Building from a Commercial Service-Oriented Architecture

## Commercial Enterprise

## Military Enterprise







- \* NCES = Net-Centric Enterprise Services
- \* HAPE = High Assurance IP Encryption Hardware
- \* GIG = Global Information Grid



# HPEC Opportunities

## Advanced HW

- FPGAs, Standard Cell ASICs for high-performance front-end sensor processing
- Mixed circuit & custom VLSI at the sensor extreme front-end



## Programmable Processors

- GPUs, Cell, Clearspeed, PCAs
- Rad tolerance
- Low power
- Anti-tamper

## Development Tools

- Co-design, co-development of hybrid processors
- Model-driven architectures
- Rapid-prototyping tools

## Systems

- Smart sensors with knowledge-based processing
- Service-oriented sensors
- Collaborative HPEC in scalable networks
- Multi-function, multi-modal agility

## Software

- Runtime environments for hybrid systems
- Intelligent middleware for on-line optimization
- Middleware for GPUs, PCAs, Cell,...



# Summary

- **High performance embedded computing has gone through a significant evolution over the last 15 years**
  - Started as a principally a custom-based set of solutions
  - The evolution forced a more COTS-based solution
  - Meeting today's requirements demands a hybrid solution
- **The new set of conflicts (e.g. GWOT) is demanding much rapid deployment cycle**
  - Enemy changes tactics too fast compared to our acquisition cycle
- **The DoD landscape will continue to demand significant embedded computing capabilities**
  - A wide spectrum of solutions are available ranging from programmable processors, rapidly reconfigurable FPGAs, to custom VLSI designs
- **One emerging area is in distributed computing in support of net-centric architectures**
  - Many TeraOps in computation
  - Distributed memory and archiving
  - Fast I/O and interconnects