Implementation of FIR on MONARCH Processor

Jinwoo Suh and Janice O. McMahon University of Southern California Information Sciences Institute September 19, 2006

- MONARCH Processor
 - By Raytheon and USC/ISI
 - Both control flow processors and data flow processors
 - 6 RISCs and 12 ALU clusters
 - Provides high performance
 - 64 GOPS peak ALU performance at 333 MHz





Implementation of FIR on MONARCH Processor

- FIR bank implemented
 - Several sets of FIR in time domain
 - Performance results collected for various number of sets, number of input data, and number of coefficients

$$y_m[i] = \sum_{k=0}^{K-1} x_m[i-k] w_m[k], \text{ for } i = 0,1,...,N-1$$



Implementation of FIR on MONARCH Processor

- FIR Implementation
 - Manual coding using MONARCH assembly language
 - Obtained high efficiency of 99.9%
- Conclusion
 - Perfect match between MONARCH and FIR computational requirement
 - High performance on FIR obtained
 - Very good scalability







Acknowledgement

• The authors gratefully acknowledge the extraordinary support of the Raytheon MONARCH team for the use of their compilers, simulators, and their generous help.

• The authors also appreciate Susan Reckitt for her proofreading.

• This effort was sponsored by Defense Advanced Research Projects Agency (DARPA) through the Dept. of Interior National Business Center (NBC), under grant number NBCH1050022. The U.S. Government is authorized to reproduce and distribute reprints for governmental purposes notwithstanding any copyright annotation thereon. The views and conclusions contained herein are those of the authors and should not be interpreted as necessarily representing the official policies or endorsement, either expressed or implied of the Defense Advanced Research Projects Agency (DARPA), Dept-of Interior, NBC, or the U.S. Government. Approved for public release, distribution unlimited.