

VSIPL++

HPEC Kernel Benchmarks

HPEC 2006 10th Annual Workshop
September 19, 2006

Jules Bergmann, Don McCoy,
Assem Salama, Stefan Seefeld
CodeSourcery

{jules, don, assem, stefan}@codesourcery.com
888-776-0262

Sourcery VSIPL++ Advantages:

- **Productivity**

- SIP algorithms can be implemented efficiently and effectively
- Parallel version of code implemented with few changes to serial version

- **Performance**

- Utilizes vendor libraries for good performance with low overhead
- Throughput is nearly the same as the serial version
- Achieves expected linear speedups for parallel versions

- **Portability**


- Identical code runs on all supported systems.
- Reconfigurable to use vendor libraries optimized for a given system

- **Parallelism**


- Minimal code changes
- No MPI programming
- Near-zero performance overhead in serial case

FIR Bank: Serial vs Parallel

FIR Filter Parallel Throughput - 64-Node Cluster (Xeon 3 GHz)
Set 1 [64 filters, 128 coeffs] - Fast Convolution



FIR Filter Bank Set #1 Parallel Speedup (Xeon 3 GHz)



Data Set #1 – Fast Convolution

- Run on 64 Xeon processors
- Speedups shown for 4096 points

Data Set #2

- Shows similar speedups

CPUs	GFLOP/s	Speedup
1	4.3	1.0
2	6.3	1.5
4	10.9	2.5
8	27.8	6.5
16	75.1	17.5
32	161.9	37.7
64	336.8	78.3