

# DFT Compiler for FPGA and CPU/FPGA Partitioned Implementations


P. D'Alberto, P. Milder, F. Franchetti,  
J.C. Hoe, M. Poeschel, and Jose' Moura

Electrical and Computer Engineering  
Carnegie Mellon University


Supported in part by DARPA NBCH1050009 and by NSF ACR-0234293 and ITR/NGS-0325687

# DFT Compiler for CPU/FPGA: From Math to Code


- Choose two HW IPs: HW DFT(32) and DFT(256)
- Connect the HW DFTs and CPU by OCM bus
- Generate an HW-SW interface for the system
  - Core Virtualization (DFT 16, 64, 128)
- Generate a library for any DFT( $2^n$ ) using Spiral





## Speedup over SW



## Energy Efficiency over SW



# Formula-Driven Synthesis: From Math to RTL Verilog



DFT<sub>1024</sub>