



An Integrated Photonic Network for Multi- Processor Applications

Assaf Shacham and Keren Bergman
Columbia University


HPEC 2005
MIT Lincoln Laboratory
September 2005




Interconnection Networks for HPCs



The Electronic Bottleneck



Transparent Photonic Networks




Outline

- Introduction
- Motivation: HPCS interconnects
- Photonic Integrated Networks
- SPINet – Scalable Photonic Integrated Network
 - Concepts and architecture
 - Performance simulations
 - Prototyping experiments
- Conclusions




HPCS Interconnect Requirements

- High Bandwidth
- Low Latency ($< 1 \mu\text{s}$)
- Port count scalability (> 1024)
- Flexible packet sizes
 - bulk data transfers
 - small messages (cache coherency, message passing)
- No packet reordering
- Power consumption; Spatial volume; Cost



Photonic Integrated Networks

- Large Scale Photonic Integration
 - Break the optical cost barrier
 - Very low power dissipation




- **But:** Packet size doesn't scale down
 - Typical packet $> 10 \text{ ns} \approx 2 \text{ m}$ (silica fiber)



- **Truly Bufferless Architectures Must Be Used**



SPINet

- Scalable Photonic Integrated Network
- Multistage interconnection network (MIN).
- 2×2 switching nodes
- WDM messages
 - Bandwidth
 - Simplicity
- Instantaneous lightpaths exist
- Contentions resolved by dynamic scheduling
- Physical layer acknowledgements




2x2 Switching Node


- Routing according to wavelength encoded address
- No buffering
- Six switching states




Demonstration




Acceptance Rate




Enhanced Omega Network




Acceptance Rate Revisited



Latency




Scaling the Network





**Part II:
Implementation
and Experimental
Results**


Implementation: 2x2 Switching Node




Prototype Switching Node



Experiment I: Address Resolution





Experiment II: Ack Transmission



Prototype Experiments (cont.)

- 160 Gb/s peak BW (16 wavelength x 10 Gb/s)
- Bit Error Rate $< 10^{-12}$



Conclusions

- SPINet: A new Photonic Interconnect Architecture
 - Ultra low latency and High bandwidth
 - Scalable and Integratable
 - Address decoding and routing
 - Contention resolution
- Future research
 - Increase utilization and decrease $P_{[blocking]}$
 - Implementation technologies



*“Will Software Save
Moore's Law?”*