




# C-Based Hardware Design Platform for Dynamically Reconfigurable Processor

**September 22<sup>nd</sup>, 2005**

**IPFlex Inc.**

- **Merits of C-Based hardware design**
- **Hardware enabling C-Based hardware design**
- **DAPDNA-FW II Design Tool**
- **Programming Example and Performance**

# Short development iteration while achieving high performance





# IPFLEX. HW and SW enabling short iteration cycle

## Dynamically Reconfigurable Hardware

Hardware functions reconfigured in  
a single clock

## Software to Silicon™

Hardware design with C-like  
language


- **Merits of C-Based hardware design**
- **Hardware enabling C-Based hardware design**
- **DAPDNA-FW II Design Tool**
- **Programming Example and Performance**

# RISC core and dynamically reconfigurable data flow machine



- 166MHz
- 376 32 bit processing elements
- 512KB Internal RAM
- Direct I/O
- DDR SDRAM
- Processor chip, design tool, evaluation boards available


# IPFLEX® RISC core and dynamically reconfigurable data flow machine




# DAP RISC and DNA Parallel Data Processing

```
.L8:
    cmpge    t3,8
    br/t     .L15
.L9:
    mov      t8,cos_table1
    mov      t3,cos_table2
    addv   t2,t8,t2
    mov      cos_table3,t9
    lsl      t7,t3,3
    t8,[fp+4]
    addv   t2,t8,t2

    lsl      t7,t7,1
    :
    :
    addv   t8,t8,t11
    addv   t7,t7,t10
    addv   t4,t4,a1
.L12:
    mov      t9,1
    addv   t2,t2,t9
    br     .L10
.L13:
.L14:
    mov      t2,1
    addv   t3,t3,t2
    br     .L8c
```




## PE Matrix





| PE                         | #          | Functionality   |
|----------------------------|------------|---|
| <b>EXE</b>                 | <b>112</b> | <ul style="list-style-type: none"><li>• 32 bit 2 inputs / 1 output execution elements</li></ul>   |
|                            | <b>56</b>  | <ul style="list-style-type: none"><li>• 16bitx16bit-&gt;32bit multipliers</li></ul>   |
| <b>DLE</b>                 | <b>136</b> | <ul style="list-style-type: none"><li>• 32 bit 2 inputs / 1 output delay element</li></ul>  |
| <b>RAM</b>                 | <b>32</b>  | <ul style="list-style-type: none"><li>• DNA Internal memory element</li><li>• <math>16\text{KB} \times 32 = 512\text{KB}</math></li></ul> |
| <b>C16E</b><br><b>C32E</b> | <b>24</b>  | <ul style="list-style-type: none"><li>• Address generators</li></ul>  |
|                            | <b>16</b>  | <ul style="list-style-type: none"><li>• I/O buffers</li></ul>   |
| <b>Total</b>               | <b>376</b> |   |

16 DNAs at 16Gbps flow-thru (Total 32 Gbps I/O)



# DAPDNA architecture: solution at any system size

System  
Example



4 Pipelined Processes


Dynamic Reconfiguration

Scalability


Small scale

Mid/Large size

Ultra large



One DNA Plane



One DAPDNA Processor




Up to 16 DAPDNA  
Processors

- Merits of C-Based hardware design
- Hardware enabling C-Based hardware design
- **DAPDNA-FW II Design Tool**
- Programming Example and Performance

# Data Flow C compiler: A part of Software to Silicon design tool

Specify      Design      Compile



# IPFLEX. DFC Compiler: HW configurations from C language

C based Data Flow Desc

DNA Configuration

DFC Compiler

DNA Control code for DAP

```
ifelse.c - EmEditor
void ifelse(int a[], int b[], int r[])
{
    int i;
    int data;
    for(i=0;i<5;i++) {
        data = a[i];
        if( b[i] == 0 ) {
            data = a[i] * 50;
        } else if( b[i] > 1 ) {
            data = a[i] + b[i];
        }
        r[i] = data;
    }
}

~/work/eval/dfc/ifelse
sugawara@POSITRON2 ~/work/eval/dfc/ifelse
$ dfc.exe -device t -wt ./fir32/template.c ifelse.c
Warning: non-generic element UQID=3(EXE0) treated as generic based on parameters
Warning: non-generic element UQID=4(EXE1) treated as generic based on parameters
Warning: non-generic element UQID=10(EXE3) treated as generic based on parameters
Warning: non-generic element UQID=15(EXE4) treated as generic based on parameters
Warning: non-generic element UQID=16(EXE5) treated as generic based on parameters

sugawara@POSITRON2 ~/work/eval/dfc/ifelse
$
```

```
static void int_handler(void) {
    io_write(DNCINTCLRW, 0xFFFF);
    finished = 1;
}

void ifelse( uint32 a[], uint32 b[], uint32 r[] ) {
    int i;
    int debugData;
    unsigned long tmpData;

    printf("Starting test...\n");

    io_write(DNCNTPLSW, 0x00000002); // init
    io_write(DNCINTCLRW, -1); // clear all interrupt stu
```

# HW configurations written in DFC as functions

## Application (DAP C code)

```
void top_level()
{
...
fir(d,h,r);
...
}
```

Call

### DNA Control Code

```
void fir (int d[ ], int h[ ], int r[ ])
{
    dna_cfgram_load3(BANK3, cfg_fir);
    dna_config(0,BANK3);
    dna_run();
    ...
    dna_stop();
    ...
}
```

Load config data

Bank Switch

DNA Run

DNA Stop

### DNA Hardware

DNA Config mem


DNA PE Matrix

# HW configurations switched dynamically in single clock (6 nano second)

## Application (DAP C code)


```
...
while (1) {
    ...
    VLC_Decoder(Vector, Quant_dat, Input);
    Inv_Quantize(dct_dat, quant_dat);
    Inv_DCT(mc_dat, dct_dat);
    Motion_Comp(mcu_dat, mc_dat);
    Color_Conv(mcu_dat, mcu_dat);
    ...
}
```

## DNA Hardware




- Delayline: delayed data signals

```
delayline d;  
  
d = a;  
  
z = d[0] + d[1]  
    + d[2] + d[3];
```



- SEQ: Static code replication


```
int h[] = {1, 2, 3};  
  
int z[];  
  
seq (i=0; i<3; i++) {  
    z[i] = a * h[i];  
}
```



- **Short development period**
  - Rapid prototyping
  - Co-Simulation between Processor (DAP RISC) and Data Flow Machine (DNA PE Matrix)
  - Deterministic placement / guaranteed clock speed @ 166Mhz
- **Flexibility to change HW according to the application in demand**
  - Dynamic reconfiguration in single clock
- **Performance close to custom device**
  - Deep pipelining and massive parallelization
  - 376 processing elements

- **Merits of C-Based hardware design**
- **Hardware enabling C-Based hardware design**
- **DAPDNA-FW II Design Tool**
- **Programming Example and Performance**

# Using dynamic reconfigurability to change image filters




Various image filters written in DFC and compiled

- Laplacian
- Binary
- Average
- Etc.

Filters run on DAPDNA-2 using dynamic reconfigurability of hardware

# DAP calls DNA configurations with simple function calls




List of filters written in Data Flow c

An Average3x3 filter being called in main.c as a function


Main.c for DAP RISC

# IPFLEX. DFC-described filters compiled into HW with a single click of build button...



Average3x3 filter described in DFC uses delayline and seq commands to take advantage of parallelization

...resulting in a logical representation of the filter with 32-bit processing elements...



# IPFLEX® ...as well as physical mapping on DNA

The screenshot displays three windows from the IPFlex software:

- Physical View [ave\_3x3\_config.dd1]**: Shows a grid of logic blocks (LDB, RAM, EXC, EXM, EXS, EXR, DLE, DLV, DLX) connected by a network of wires. A green box highlights a central cluster of EXC, EXM, and EXS blocks.
- Place & Route result**: A table showing resource usage for a connection from source 0 to destination 0. The table includes columns for Type, Path Name, Seg., Col., and Row.
- Resource Manager**: A window displaying the DNA Configuration (ave\_3x3\_config.dd1) and a Resource Usage Report table. The report shows available, used, and remaining resources for various block types.

| Type  | Path Name | Seg. | Col. | Row |
|-------|-----------|------|------|-----|
| LDB   | src0      | 0    | 0    | 0   |
| EXM   | s[0][0]   | 0    | 1    | 6   |
| EXF   | s[0][28]  | 0    | 6    | 4   |
| EXR   | s[0][27]  | 0    | 2    | 4   |
| EXM   | s[0]      | 2    | 3    | 1   |
| EXS   | dst       | 2    | 1    | 4   |
| STB   | dst_out   | 2    | 0    | 7   |
| EXC   | s[0][1]   | 0    | 1    | 2   |
| EXM   | s[1][58]  | 0    | 0    | 6   |
| EXF   | s[1][57]  | 0    | 6    | 3   |
| EXM   | s[1]      | 2    | 4    | 1   |
| EXF   | dst[90]   | 2    | 6    | 3   |
| EXC   | s[0][2]   | 0    | 2    | 2   |
| EXS   | s[2]      |      |      |     |
| EXF   | s[2]      |      |      |     |
| EXM   | s[2]      |      |      |     |
| LDB   | src1      |      |      |     |
| EXM   | s[0][1]   |      |      |     |
| EXR   | s[0][1]   |      |      |     |
| EXC   | s[0][1]   |      |      |     |
| LDB   | src2      |      |      |     |
| EXM   | s[0][2]   |      |      |     |
| EXC   | s[0][2]   |      |      |     |
| EXS   | s[0][2]   |      |      |     |
| C16L  | C16       |      |      |     |
| C16E  | C16       |      |      |     |
| C16S  | C32       |      |      |     |
| C32L  | C16       |      |      |     |
| C32E  | C32       |      |      |     |
| C328  | C32       |      |      |     |
| RAM   | 32        |      |      |     |
| Total | 376       | 45   | 331  |     |

| BlockType | Available | Used | Remaining |
|-----------|-----------|------|-----------|
| gC16E     | 12        | 4    | 8         |
| C16L      | 4         | 3    | 1         |
| C16E      | 4         | 0    | 4         |
| C16S      | 4         | 1    | 3         |
| gC32E     | 12        | 4    | 8         |
| C32L      | 4         | 3    | 1         |
| C32E      | 4         | 0    | 4         |
| C328      | 4         | 1    | 3         |
| RAM       | 32        | 0    | 32        |
| Total     | 376       | 45   | 331       |

Power Consumption : 526 [mW]



Buttons: Error Check, Save Report, Automatic Update, Close



# IPFLEX. DFC compiler result for image filters

| Image Filters          |         | DAPDNA-2 (166 Mhz) |      |     |     |          |             |              |
|------------------------|---------|--------------------|------|-----|-----|----------|-------------|--------------|
|                        |         | EXE                | EXM  | RAM | DLE | Parallel | Performance |              |
|                        |         |                    |      |     |     |          | M Pixel/sec | Fps(800x600) |
| 3x3 Average            | Usage % | 12.5               | 10.7 | 0   | 5.1 | 3        | <b>292</b>  | 203          |
| Binary                 | Usage % | 5.4                | 3.6  | 0   | 1.5 | 3        | <b>498</b>  | 346          |
| Binary Image Edge Det. | Usage % | 5.4                | 3.6  | 6.3 | 1.5 | 1        | <b>292</b>  | 203          |


# Optimized result with DNA Designer (Block Diagram) tool

| Image Filters                       | Images  | Performance (M Pixels / s) |                      | Performance Multiple |
|-------------------------------------|---|----------------------------|----------------------|----------------------|
|                                     |   | Pentium 4*<br>(3.06Ghz)    | DAPDNA-2<br>(166Mhz) |                      |
| 3x3 Average                         |    | 15.5                       | <b>664.0</b>         | <b>43</b>            |
| 3x3 Laplacian<br>(Edge Enhancement) |    | 15.8                       | <b>664.0</b>         | <b>42</b>            |
| 3x3 Laplacian<br>(Edge Detection)   |    | 15.8                       | <b>664.0</b>         | <b>42</b>            |
| Binary                              |   | 225.0                      | <b>839.0</b>         | <b>4</b>             |
| Binary Image<br>Edge Detection      |  | 38.6                       | <b>664.0</b>         | <b>17</b>            |


\* Pentium4@3.06GHz, Red Hat Linux 8.0, gcc 3.2, SIMD instruction not used, 24bit color, 800x600 pixels, 1000 Repetitions, Average performance (pixel/sec)

# FFT: Protein structure analysis

- Extrapolating molecular structure from X-ray diffraction image




- Extrapolation Algorithm (HIO)



- Requires 1024 X 1024 32-bit FFTs

# DAPDNA-2 is 10X faster than P4 with 1/200 energy


**2D-FFT (1024x1024)**

Time

13 : 1

Energy


267 : 1

**1000 iterations (HIO)**

10 : 1

200 : 1

\* Assuming 80W for P4 and 4W for DAPDNA-2  
Source: IPFlex experimentation



10Gb/s Firewall System using Reconfigurable Processors  
Reconfigurable system technical committee

- Packet processing at 10Gbps wire-speed
- "Hot" update

Protects network

- “Hot” update capability

- Hardware circuits can be updated without interrupting service



- Guaranteed 10Gbps packet processing

- 10Gbps wire-speed is guaranteed, even with a succession of short packets



- L4 flow classification

- Various flow classifications supported, including inside and outside of Netmask

High-speed gateway link


Protects access line

10Gb/s Firewall System using Reconfigurable Processors  
Reconfigurable system technical committee





# IPFlex's technology / product roadmap





---

# Dynamically Reconfigurable Processor and C-Based Hardware Design Platform

by

**IPFlex Inc.**

[www.ipflex.com](http://www.ipflex.com)  
[info@ipflex.com](mailto:info@ipflex.com)