### Integrating VSIPL Support in the Dataflow Interchange Format

Chia-Jui Hsu and Shuvra S. Bhattacharyya

Department of Electrical and Computer Engineering, and Institute for Advanced Computer Studies University of Maryland, College Park, MD 20742, USA {jerryhsu,ssb}@eng.umd.edu



## Outline

- Dataflow models
- Objectives and developments
  - Dataflow Interchange Format
  - The DIF package
  - Porting mechanism
  - Software synthesis framework
- VSIPL integration
  - Intermediate VSIPL actor library
  - DIF-to-VSIPL synthesis capability
- Current Status



DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

## **Dataflow Models of Computation**

- Synchronous dataflow (SDF) [7]: static multi-rate behavior
- Boolean/integer dataflow: Turing complete models
- Multidimensional synchronous dataflow (MDSDF) [8]: matrix / image
- Scalable synchronous dataflow (SSDF): block processing
- Cyclo-static dataflow (CSDF): static phased behavior
- The processing graph method: US Naval Research Laboratory
- Parameterized dataflow: reconfigurable quasi-static DF
- Commercial tools
  - Agilent ADS, MCCI Autocoding Toolset, Synopsis Cocentric System Studio, Gedae, National Instruments LabVIEW, MLDesigner.
- Research-oriented tools
  - Compaan from Leiden University, Grape from K. U. Leuven, PeaCE from Seoul National University, Ptolemy II from U. C. Berkeley, Streamlt from MIT.



# **Objectives and Developments**

- 1. Provide a standard language for specifying dataflow semantics.
  - Dataflow Interchange Format (DIF) [2]
- 2. Provide a software package for working with and developing dataflow models.
  - The DIF package [2]
- 3. Facilitate transferring DSP applications across dataflow-based design tools.
  - The DIF porting mechanism [3]
  - Intermediate VSIPL actor library [5]
- 4. Automate software implementations of DSP system designs from dataflow modeling specifications.
  - The DIF-to-C software synthesis framework [4]
  - DIF-to-VSIPL synthesis capability [5]



# The DIF Language Syntax

dataflowModel graphID {	builtInAttr {
basedon { graphID; }	[elementID] = value;
topology {	[elementID] = id;
<b>nodes</b> = nodelD,;	[elementID] = id1, id2,; }
edges = edgeID (srcNodeID, snkNodeID),; }	attribute usrDefAttr{
interface {	[elementID] = value;
	[elementID] = id;
inputs = ponid [inodeid],,	[elementID] = id1, id2,; }
<pre>outputs = portID [:nodeID],; }</pre>	actor nodeID {
parameter {	<b>computation</b> = stringValue;
paramID [:dataType];	attrID [:attrType] [:dataType] = value;
paramID [:dataType] = value;	attrID [:attrType] [:dataType] = id;
paramID [:dataType] : range; }	attrID [:attrType] [:dataType] = id1,; }
refinement {	}
subgraphID = supernodeID;	
subPortID : edgeID;	
subParamID = paramID; }	



department of ELECTRICAL & COMPUTER ENGINEERING

## The DIF Package

- **DIF** representation
  - Internal structures (Java classes) for representing and manipulating dataflow graphs.
- **Algorithm implementation** 
  - Dataflow-based analysis, scheduling, and optimization.
- **DIF front-end (language parser)** •
  - Translate between DIF specifications and DIF representations.
- Infrastructure





COMPUTER ENGINEERING

Lincoln Laboratory Chia-Jui Hsu

### The Methodology of Using DIF



# **Porting DSP Applications**

- Tools may have complementary features:
  - simulation vs. synthesis, hardware vs. software support, etc.
- Portability across tools is equivalent to portability across all underlying platforms supported by tools.
- Except for the actor information, the DIF specifications for a DSP application are tool-independent in dataflow semantics.
- Porting DSP applications can be achieved by properly mapping the tool-dependent actors while transferring the dataflow semantics unaltered.
- Actor Interchange Format: specify how to map actors across a pair of tools.



DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

### **Porting Mechanism**

- 1. Exporting: Export a DSP application from a design tool to DIF.
- 2. Actor mapping: Interchange actor information in DIF specification.
- 3. Importing: Import DIF specification to another design tool.

COMPUTER ENGINEERING



### **Porting Demonstration**



SHUMAN CA

DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

### **Porting Demonstration**









DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

# Intermediate VSIPL Actor Library

- The DIF / AIF porting mechanism provides an efficient approach in porting across a pair of tools.
- When many tools in the porting space, the requirement of actor mapping specifications grows quadratically.



• We use VSIPL as an intermediate actor library, and the actor mapping operates by mapping "to" and "from" VSIPL.



## **DIF-to-C Software Synthesis Framework**

- Automatically generate C implementations from dataflow modeling of DSP systems programmed in DIF.
- Designers need only to specify:
  - Dataflow graph topology
  - Hierarchy
  - Dataflow attributes (productions, consumptions, delays, etc.)
  - Actor attributes (function associations, edge/port connections, parameters, etc.)
  - Relevant software attributes (data types, etc.)
- Synchronous dataflow (SDF) semantics: SDF is the most mature model for dataflow-based DSP design.



### Features

- Library-neutral: DIF programmers can associate actors with desired C functions (either user-designed or from libraries).
  - Most PDSPs and embedded processors provide C compilers; and many PDSP vendors and third-party companies provide hand-optimized C libraries.
  - Link between coarse-grain dataflow techniques with finegrain actor optimizations and platform-dependent compilers.
- The DIF package provides various dataflow models, scheduling algorithms, and buffering techniques.
  - Designers can easily explore different combinations and determine trade-offs.



#### **DIF-to-C/VSIPL Software Synthesis Flow**



### **DIF-to-C** Demonstration



June Contraction of the state o

## **DIF-to-C** Demonstration

• Generated C code:

DEPARTMENT OF

ELECTRICAL &

COMPUTER ENGINEERING

- A looped sequence of function invocations interleaved with buffer management routines.
- Buffer allocation, parameter declaration, subroutine generation.
- Memory, code size, CPU, vs different scheduling and buffering combinations.
  - Compile and simulate on TI CSS without any compiler optimization.





# Limitations of SDF and generic C

- Stream-based SDF semantics is insufficient to model multi-dimensional DSP systems.
  - Data dimension, locality, and data-level parallelism.
- Multi-dimensional synchronous dataflow (MDSDF) supports multi-dimensional representation in dataflow.
- Major issues in software synthesis for MDSDF:
  - Multi-dimensional buffer space v.s. one-dimensional memory layout.
  - Multi-dimensional production / consumption rate v.s. onedimensional C pointer
    - function( int\*, ... )



department of ELECTRICAL & COMPUTER ENGINEERING

#### **2D Discrete Wavelet Transform**



ELECTRICAL &

COMPUTER ENGINEERING

# VSIPL

- Vector, Signal, and Image Processing Library (VSIPL)
- VSIPL adds a layer of abstraction (blocks and views):
  - VSIPL blocks: contiguous memory spaces where data is stored.
  - VSIPL views: VSIPL functions operate on views in a way that sets or subsets of data can be accessed as vectors (1-D), matrices (2-D), or tensors (3-D).
- This feature makes VSIPL a good match for multidimensional software synthesis.



## **DIF-to-VSIPL Software Synthesis [5]**

- Given the multi-dimensional buffer size of a dataflow edge:
  - Create a VSIPL *block* with total buffer size.
  - Create two VSIPL views (vector, matrix, or tensor based on the dimensionality) associated with the block for source and sink VSIPL functions.
  - The *length* attributes of the views are decided by the multidimensional production and consumption rates.
  - The *stride* attributes are determined by the m-D buffer space.
  - The offset attributes are adjusted between VSIPL function invocations based on the m-D looped schedule and the m-D token transfer rates.



#### **MDSDF Modeling of 2DDWT**





## **DIF-to-VSIPL Demonstration**

```
mdsdf dwt256h {
                                                        #include <vsip.h>
  topology { nodes = FRK, SEH, SEL, HP, LP, ...;
                                                        void dwt256v(vsip_mview_d*, vsip_mview_d*);
             edges = e1(FRK,SEH), e2(SEH,HP), ...; }
  interface { inputs = in:FRK; outputs = out:APD; }
                                                       int main(int argc, char* argv[]) {
  production { e1 = [256]; e2 = [262]; ...; }
                                                          vsip_block_d *e1 = vsip_blockcreate_d(65536, 0);
  consumption { e1 = [256]; e2 = [262]; ...; }
                                                          vsip_mview_d* e1_rv = vsip_mbind_d(e1,0,256,256,...);
  parameter { ... }
                                                          vsip mview d^* e1 wv = vsip mbind d(e1.0.256.256...);
  actor HP { computation = "vsip convolve1d d";
                                                          for (i1d0=0; i1d0<256; i1d0++) {
    conv1d = ConvObjH1; x = e2; y = e3; \}
                                                            for (i1d1=0; i1d1<1; i1d1++) {
                                                               vsip mputoffset d(e2 rv,(i1d1*256)*256+(i1d0*1));
                                                               vsip_mputoffset_d(e3_wv,(i1d1*256)*256+(i1d0*1));
}
                                                               dwt256v(e2_rv, e3_wv);
mdsdf TDDWT {
  topology { nodes = IMGR, BUF1, DWT256V,
    DWT256H, ...;
                                                          for (i1d0=0; i1d0<1; i1d0++) {
  edges = e1(IMGR,BUF1), ...; }
                                                            for (i1d1=0; i1d1<256; i1d1++) {
  refinement { dwt256v = DWT256V; in : e2; out : e3; }
                                                               vsip mputoffset d(e3 rv.(i1d1*1)*256+(i1d0*256));
  production { e1 = [256,256]; e2 = [256,256]; ...; }
                                                               vsip mputoffset_d(e4_wv,(i1d1*1)*256+(i1d0*256));
  consumption { e1 = [256,256]; e4 = [256,256]; ...; }
                                                               dwt256h(e3_rv, e4_wv);
                                                            }
}
                                                         . . .
```



### **Current Status**

- DIF is being developed in the University of Maryland DSPCAD Research Group.
- DIF is being evaluated and used by a number of research partners.
- A general public release of DIF is being planned for the near future.



#### References

- 1. J. Eker, J. W. Janneck, E. A. Lee, J. Liu, X. Liu, J. Ludvig, S. Neuendorffer, S. Sachs, and Y. Xiong, "Taming heterogeneity - the Ptolemy approach," *Proceedings of the IEEE*, vol. 91, no. 1, Jan. 2003.
- 2. C. Hsu and S. S. Bhattacharyya, "Dataflow Interchange Format Version 0.2," Technical Report, UMIACS-TR-2004-66, Institute for Advanced Computer Studies, University of Maryland at College Park, November 2004.
- 3. C. Hsu and S. S. Bhattacharyya, "Porting DSP applications across design tools using the dataflow interchange format," In *Proceedings of the International Workshop on Rapid System Prototyping*, Montreal, Canada, June 2005.
- 4. C. Hsu, M. Ko, and S. S. Bhattacharyya, "Software synthesis from the dataflow interchange format," In *Proceedings of the International Workshop on Software and Compilers for Embedded Systems*, Dallas, Texas, September 2005.
- 5. C. Hsu and S. S. Bhattacharyya, "Integrating VSIPL support in the Dataflow Interchange Format," In *Proceedings of the Annual Workshop on High Performance Embedded Computing*, Lexington, Massachusetts, September 2005.
- 6. R. Janka, R. Judd, J. Lebak, M. Richards, and D. Campbell, "VSIPL: An object-based open standard API for vector, signal, and image processing," In *Proceedings of the 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing*, vol.2, pp.949–952.
- 7. E. A. Lee and D. G. Messerschmitt, "Synchronous dataflow," *Proceedings of the IEEE*, 75(9):1235-1245, September 1987.
- 8. P. K. Murthy and E. A. Lee, "Multidimensional synchronous dataflow," *IEEE Transactions on Signal Processing*, vol. 50, no. 8, pp. 2064-2079, August 2002.
- 9. C. B. Robbins, "Autocoding toolset software tools for automatic generation of parallel application software," Technical report, Management Communications and Control, Inc., 2002.



DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING



