# An FPGA API for VSIPL++

### Authors:

Ben Cordes, Kris Kieltyka, Miriam Leeser, Joe Tarkoff (Northeastern University)

M. Michael Vai (MIT Lincoln Labs)

#### Project goals:



Emphasize high performance with minimal overhead

Very few code changes required

 "Drop-in" replacement for current VSIPL++ algorithm classes (FFT, FIR, etc.)

### **Example Code**



HW\_FFT<const\_Vector, cscalar\_f, cscalar\_f, FFT\_FWD, SERIAL>
fft\_obj(Domain<1>(16), 1.0, board1);

Out = fft\_obj(In);

# What's Under The Hood?

