

VSIPL++

A Signal Processing Library Scaling with Moore's Law

HPEC Workshop
Sep 22, 2005

Jules Bergmann
CodeSourcery, LLC

jules@codesourcery.com

650-704-4014

Jeffrey Oldham

oldham@cs.stanford.edu

VSIPL++

Hardware Trends

Greater Parallelism

- Multiple Cores
- Tiles
- SIMD

Greater Complexity

- Memory Hierarchy
- Scheduling
- Interconnect

Polymorphism

Greater Integration

VSIPL++

Blocks

- Logical View of Data
- Extensible

Maps

- Parallelism
- Physical Layout of Data

Early Binding

- Analyze Processing

Expression Templates

- Domain Optimizations
- Compiler Front-end

High-Level Design