

HPEC 2005: Will Software Save Moore's Law?

### How Code Generation Can Save Moore's Law

Gedae, Inc. <u>www.gedae.com</u> 856 - 231- 4458

#### Précis: Evolution of Hardware

# Gedae



#### Processor and Chip Level Parallel Execution Extends Moore's Law

Précis: Programming Must be Geared Toward Parallel Heterogeneous Systems



- Distributed application issues:
  - Distribution and re-distribution
  - Analysis
  - Deadlock avoidance
  - Optimizing to different targets
- Software layers do not adequately address these

	Software Layers	Autocoding	
New Architectures	Complex to implement	Easily supported	
Efficiency	Tradeoff with flexibility	Coded close to HW	
Distribution	Developer-insured	Automated	

#### Précis: Savings Moore's Law



- For software to extend Moore's Law, it must be
  - Efficient
  - Robust
  - Built in short development cycles
- Need advanced programming tools that meet these demands while targeting multi-processor systems
- If software is to save Moore's Law, advanced programming tools must be in place to save software development

#### **Evolution of Hardware**

# Gedae



#### Processor and Chip Level Parallel Execution Extends Moore's Law

Programming Must be Geared Toward Parallel Heterogeneous Systems



- What's needed to program distributed applications:
  - Distribution and re-distribution
  - Analysis
  - Deadlock avoidance
  - Optimizing to different targets
- Software layers do not adequately address these

	Software Layers	Autocoding	
New Architectures	Complex to implement	Easily supported	
Efficiency	Tradeoff with flexibility	Coded close to HW	
Distribution	Developer-insured	Automated	

## Separation of Functionality and Implementation

- Functional description should not change when going from one implementation to another
- Knowledge based code generation produces an efficient implementation



Gedae

#### **Example: Partitioning and Mapping**

# Gedae

 Handle through simple GUI instead of altering the functional description

📕 Group 1 Parti	tion Table		X
<u>F</u> ile <u>E</u> dit <u>V</u> iew	<u>O</u> ptions		
Name	Part	SubSched	
brownian	p0 *		
brownian_1	p0 *		
cmplx	P1 *		
x_mag	p2 *		
scope1	h *		D.

🚟 exampleofimplementfree								
	<u>File Application E</u>	idit <u>V</u> iew <u>⊖</u> ;	ntions <u>U</u> tilities	<u>C</u> ontrol <u>H</u> e	lp			
brownian    Min out    Max    Step    im    in out    im    brownian_1    Min out    Min out    Max    Step    Example application that illustrates an implementation free specification of functionality.								
P	📆 Group 1 Map	Embedinfo						
	<u>File E</u> dit <u>V</u> iew	Options			Help			
1	Name	CP Proc Num	System Name	Trace Mem				
٦	h	host	host	default				
	p0	100	ent	default	-11			
	p1	101	ent	default	-15			
	107							

#### Transformations Create the Implementation



 Gedae uses its knowledge of the virtual machine to create an implementation around the functionality



### Software Obsolescence and Portability



 Can easily port to new hardware when the functional description is free of implementation detail



www.gedae.com

#### The Software Model



 Maintaining an internal model of the application provides a parallel debugging & analysis environment



www.gedae.com

## Analysis of Implementation and Execution: Diagnosing Problems



• Deadlock due to functional error identified by analysis algorithms



#### Analysis of Implementation and **Execution: Optimizing Performance**

File



#### Portability Through a Parameterized Virtual Machine



- Virtual machine is N fully connected processors, each running a Runtime Kernel (RTK)
- Target-specific details (e.g., vendor's BSP) are captured in the implementation of the virtual machine



#### **Targeting Alternate Architectures**



- FPGAs Not all processors use C code
  - Need Language Support Package to generate VHDL, Assembly, etc. for those processors
- Multicore Not all processors have enough memory for the RTK
  - Need to generate
    lightweight processes for
    those processors

#### Single Sample Language



#### Taking the Virtual Machine to the Processor Level





- Create virtual processor that emulates target architecture
- Map single sample graph to virtual processor
- Generate low level code through LSP
- Reduce dependency on compilers & vector libraries