

Rapid Prototyping of a Real-Time Range Compression Processor

M. Vai, T. Anderson, A. Horst, R. Gallagher, L. Retherford, T. Emberley, P. Jackson, C. Chan, C. Rader, H. Nguyen, and P. Monticciolo

> Massachusetts Institute of Technology Lincoln Laboratory

> > 20 September 2005

MIT Lincoln Laboratory

This work is sponsored by Defense Advanced Research Projects Agency, under Air Force Contract FA8721-05-C-HPEC05-1 0002. Opinions, interpretations, conclusions, and recommendations are those of the authors and are not necessarily MMV 10/27/2005 endorsed by the Department of Defense.



Real-Time Processor Highlights





SYCO Real-Time Processor Highlights



999999-3 MMV 10/27/2005



- Systolic FFT architecture:
 - P. Jackson et al, "A Systolic FFT Architecture for Real-Time FPGA Systems," HPEC 2004
- Ultra-Long FFT's:
 - H. Kim et al, "Advanced Hardware and Software Technologies for Ultra-long FFT's," HPEC 2005
- Another rapid prototyping example:
 - H. Nguyen et al, "High-Performance FPGA-Based QR Decomposition," HPEC 2005