

# *Hardware Benchmark Results for An Ultra-High Performance Architecture for Embedded Defense Signal and Image Processing Applications*

## Authors

Stewart Reddaway / WorldScape Inc.

Brad Atwater / Lockheed Martin MS2

Paul Bruno / WorldScape Inc.

Dairsie Latimer / ClearSpeed Technology, plc.

Rick Pancoast / Lockheed Martin MS2


Pete Rogina / WorldScape Inc.

Leon Trevito / Lockheed Martin MS2

*September 29, 2004*

# Architecture

- ★ *ClearSpeed's* Multi Threaded Array Processor Architecture – MTAP



ClearSpeed

Worldscape  
Defense

LOCKHEED MARTIN

# Applications

## ★ Power Comparison Results (Table presented at HPEC 2003)

Processor	Clock	Power	FFT/sec /Watt	PC/sec/ Watt
Mercury PowerPC 7410	400 MHz	8.3 Watts	3052	782.2
WorldScapel/ ClearSpeed 64 PE Chip	200 MHz	2.0 Watts**	56870	24980
Speedup	----	----	18.6 X	31.9 X

\*\* 2.0 Watts was the worst case result from Mentor Mach PA Tools.

**Actual Measured Hardware Results < 1.85 Watts**  
**HPEC 2003 Cycle Accurate Simulations**  
**were validated on actual hardware.**  
**Results matched to within 1%.**


ClearSpeed

WorldScapel  
Defense

LOCKHEED MARTIN


# Benchmark

## • Pulse Compression Input (MatLab)



- ★ 1 KHz PRF (1ms PRI)
- ★ 20 MHz sampling rate
- ★ 870 samples
- ★ Echo
  - 10 us pulse
  - LFM chirp up
  - 200 samples


## • Pulse Compression Reference (MatLab)



- ★ Frequency Domain Reference
- ★ 10 us
- ★ LFM chirp up
- ★ 1024 samples
- ★ Hamming weighting
- ★ Bit-reversed to match optimized implementation

## • Pulse Compression Output (MatLab)

- ★ 671 samples out of PC



ClearSpeed


WorldScape  
Defense

LOCKHEED MARTIN

# Benchmark

## Benchmark Measurements:

Validate Pulse Compression performance with hardware and with data flowing from and to external DRAM (1 MTAP processor)



- 1) Input Data and reference Function loaded from Host onto DRAM
- 2) Data input from DRAM to MTAP #1, processed, and output into DRAM
- 3) Results returned to Host for display

ClearSpeed

World's Best  
Defense


LOCKHEED MARTIN

# Benchmark

## Benchmark Measurements:

Validate Pulse Compression performance with hardware and with data flowing from and to external DRAM

(Average Performance across 2 MTAP processors)



- 1) Input Data and reference Function loaded from Host onto DRAM
- 2) Data input to MTAP #1 and (via MTAP #1) to MTAP #2, processed, and output (via MTAP #1) into DRAM
- 3) Results returned to Host for display

ClearSpeed

World's Best  
Defense


LOCKHEED MARTIN

# Summary

Hardware validation  
of HPEC 2003  
results to within 1%



## World-class radar processing benchmark results



Optimized Pulse  
Compression functions  
modified using COTS SDK  
and integrated onto Host  
platform

## Wide Ranging Applicability to DoD/Commercial Processing Requirements

- **VS IPL Core Lite Libraries under development**

### Application Areas

- Image Processing
- Signal Processing
- Compression/De-compression
- Encryption/De-cryption
- Network Processing
- Search Engine
- Supercomputing Applications

ClearSpeed

WorldScape  
Defense

LOCKHEED MARTIN