



Reconfigurable Computing MONARCH/MCHIP

High Efficiency Embeddable TeraFlops Polymorphous Computing Architecture

Mike Vahey / John Granacki

Raytheon / USC-ISI

September 29, 2004

MORphable Networked micro-ARCHitecture



Exogi






MONARCH System on a Chip

RISC, DRAM, Computing Array, Streaming I/O



Space and Airborne Systems



- ◆ Polymorphous Architecture
- ◆ Multiple programming modes
 - Reconfigurable, streaming DF
 - RISC scalar
 - RISC SIMD (AltiVec like)
- ◆ 6 RISC processors
- ◆ Reconfigurable Computing
 - 96 adders fixed and float
 - 96 multipliers
 - 124 dual port memories
 - 248 address generators
- ◆ 12 MBytes on chip DRAM
- ◆ 14 DMA engines
- ◆ RapidIO interface
- ◆ 20 DIFL ports (1.3 GB/s ea)
- ◆ Power 8-50 W (nominal)
- ◆ Throughput 64 GFLOPS peak

- Alternative to ASICS or custom hardware
- Demonstrated for **RADAR, COM, EO**
- Late algorithm freeze – retains programmability
- Energy efficiency: 3-6 GFLOPS/W



Information Sciences Institute






Application Development Environment & Workstation

Raytheon

Space and Airborne Systems

**Multiple Computing Modes adapt to application needs:
1) RISC Scalar, 2) Wide Word, 3) Reconfigurable Data Flow**



Development Station

- Compiler
- Simulator
- Component SW
- Libraries

Raytheon





MONARCH



MONARCH Performance on Lincoln Lab Benchmark Suite



Space and Airborne Systems



Information Sciences Institute

