



Reconfigurable Computing MONARCH/MCHIP

High Efficiency Embeddable TeraFlops Polymorphous Computing Architecture

Mike Vahey / John Granacki

Raytheon / USC-ISI

September 29, 2004

MOrphable Networked micro-ARCHitecture

Raytheon


USC
SCHOOL OF
ENGINEERING

Computer Systems, Inc.
MERCURY



Exogi

ISI
Information Sciences Institute



- Alternative to ASICS or custom hardware
- Demonstrated for RADAR, COM, EO
- Late algorithm freeze – retains programmability
- Energy efficiency: 3-6 GFLOPS/W

- ◆ Polymorphous Architecture
- ◆ Multiple programming modes
 - Reconfigurable, streaming DF
 - RISC scalar
 - RISC SIMD (AltiVec like)
- ◆ 6 RISC processors
- ◆ Reconfigurable Computing
 - 96 adders fixed and float
 - 96 multipliers
 - 124 dual port memories
 - 248 address generators
- ◆ 12 MBytes on chip DRAM
- ◆ 14 DMA engines
- ◆ RapidIO interface
- ◆ 20 DIFL ports (1.3 GB/s ea)
- ◆ Power 8-50 W (nominal)
- ◆ Throughput 64 GFLOPS peak




Application Development Environment & Workstation

Raytheon
Space and Airborne Systems

Multiple Computing Modes adapt to application needs:

1) RISC Scalar, 2) Wide Word, 3) Reconfigurable Data Flow





MONARCH Performance on Lincoln Lab Benchmark Suite

Raytheon
Space and Airborne Systems

