

## An Efficient Architecture for Ultra Long FFTs in FPGAs and ASICs

- Architecture optimized for Fast Ultra Long FFTs
- Parallel FFT structure reduces external memory bandwidth requirements
- Lengths from 32K to 256M
- Optimized for continuous data FFTs
- Architecture reduces the algorithm to two smaller manageable FFT engines
- Key Features
  - Uses 2 short manageable FFT engines  $(N = N_1 \times N_2)$
  - QDR SRAM, reduce IC count, simultaneous read/write
  - CORDIC to generate rotation twiddle factors
  - Matrix transpose address sequence
  - Structure similar to 2D FFT or mixed radix FFT



## Computing $N = N_1 \times N_2$

The  $N_1 \times N_2$  FFT can be computed as:

$$X[k_1N_2+k_2] = \sum_{n_1=0}^{N_1-1} \left[ e^{-j\frac{2\pi n_1k_2}{N}} \left( \sum_{n_2=0}^{N_2-1} x[n_2N_1+n_1] e^{-j\frac{2\pi n_2k_2}{N_2}} \right) \right] e^{-j\frac{2\pi n_1k_1}{N_1}}$$

Computing this for:

 $0 \le k_1 \le N_1 - 1$  and  $0 \le k_2 \le N_2 - 1$ 

**Results in:** 

$$X[k] = \sum_{n=0}^{N-1} x[n] e^{-j\frac{2\pi nk}{N}} \quad \text{for} \quad 0 \le k \le N-1, \quad \text{as desired}$$



## $N = N_1 \times N_2$ Architecture



- Three banks of external QDR Memory (single copy each)
- Two continuous data FFTs (N<sub>1</sub>, N<sub>2</sub>) inside FPGA
- Twiddle Multiply provides vector rotation between N<sub>2</sub> and N<sub>1</sub> FFTs.
- Final matrix transpose for normal order output.