



Implementing Modal Software in Data Flow for Heterogeneous Architectures

James Steed, Kerry Barnes, William Lundgren Gedae, Inc.

Core Gedae Data Flow



• Gedae's Core Data Flow Relationships

	Number of Tokens Produced/Consumed	Restrictions on Execution
static	Preplanned	Full Inputs/Empty Outputs
dynamic	Determined at Runtime	Full Inputs/Empty Outputs
nondet	Determined at Runtime	None

- Any application control can be implemented but
 - Complex modal software requires lots of logic
 - Done in an ad hoc manner that isn't reusable

Stream Segmentation





- Infinite streams can be broken into finite length segments
- Segments are processed independently
- Primitives add segment begin and end markers to a data stream
- Each marker causes side effects downstream

Using Segmentation to Control Modes



 Segment markers cause old mode to end and new one to reset

Gedae

• Exclusivity allows memory sharing between modes



Reset and EndOfSegment Methods

- Primitive code is grouped into methods
- When methods are executed:
 - Start: Beginning of execution
 - Reset: Beginning of each segment (start mode)
 - Apply: When queues are ready for execution (execute mode)
 - EndOfSegment: End of each segment (end mode)
 - Terminate: End of execution



Sharing Resources Between Modes





- Exclusivity: Only one output is actively producing a segment at any given time
- Subgraphs controlled by a family of exclusive outputs can share resources
 - Schedule memory
 - Queue memory
 - State variables

Sharing State Information Between Modes





Moving static variable out of filterS subgraph causes it to be persistent between segment boundaries

> No transients due to clearing of static variables at segment boundaries



Moving to Heterogeneity



Single Sample Language: Gedae-RTL



- Single sample extension to Gedae graph language
- Based on the theory of register transfer languages
- Registers store information, delayed by a clock rate



out(i-1)

Gedae-RTL's Seven Functions



- Register R(in,out,c)
 - Copy in to out delayed by clock rate c.
- Assignment A(E, out)
 - Evaluate the expression E and assign its value to out.
- Decimate D(in,c)
 - Tie clock rate c to signal in.
- Clock C(in,c)
 - Get clock rate c tied to in.

- Memory M(in,n,s)
 - Allocate buffer in with n elements of size s.
- Read MR(a,out)
 - Read the element at address a and put the value in out.
- Write MW(in,a)
 - Write the value in to address a.

Language Independence





- Language Support Package (LSP) allows exportation of targetspecific code
- Export Ansi-C to simulate functionality
- Export VHDL for FPGAs
- Export C enhanced for the AltiVec architecture



Example: 5-Point FIR Filter



out(i) = C0*in(i) + C1*in(i-1) + C2*in(i-2) ...

Gedae Implements the Heterogeneous System





www.gedae.com