Requirements for Scalable Application Specific Processing in Commercial HPEC

Presented by:

Steve Miller Chief Engineer

Silicon Graphics, Inc.




The 3 Single-Paradigm Architectures

| <u>Scalar</u> | <u>Vector</u> | App-Specific |
|---------------|---------------|-----------------|
| Intel Itanium | Cray X1 | Graphics - GPU |
| SGI MIPS | NEC SX | Signals - DSP |
| IBM Power | | Prog'ble - FPGA |
| Sun SPARC | | Other ASICs |
| HP PA | | |
| | | |
| | | |




Paradigms to Applications





Microprocessors & Heat





Architectural Challenges

Ease of Use

- Languages
- Compilers
- Debuggers
- APIs

Performance

- Bandwidth to/from System
- Scalability

