



ESSEX



Hybrid Optical/Digital Processor for Radar Imaging

23 September 2003

**Keith Frampton
Essex Corporation
9150 Guilford Road
Columbia, MD 21046
301-953-7875
Frampton@essexcorp.com**

**Pat Stover
Annapolis Micro Systems
190 Admiral Cochrane Dr. Suite 130
Annapolis, MD 21401
410-841-2514
Patrick.stover@annapmicro.com**




- **Problem:**
 - Projected BMD threat environment will have clutter and EMI
 - LFM waveforms have limitations with these threats
 - Desired advanced waveforms (chaotic, PRN*, ...) are very processing intensive

- **Solution:**
 - The advanced optical processor (AOP) generates range-Doppler images from advanced arbitrary waveforms
 - AOP architecture incorporates:
 - Embedded optical signal processing
 - Embedded digital signal processing in FPGAs

Program Objectives



- Modernize the architecture, scaling to:
 - 1 GHz
 - Real-time operation
 - Full complex, single pass
 - Store images in real-time to disk
- Compact rack stackable configuration





AOP 2 Performance Characteristics



Pulse Width	10 ? sec to 50 msec
Pulse Repetition Interval (PRI)	100 usec minimum
Pulse Repetition Frequency (PRF)	10 kHz maximum
Center Frequency	Tunable 5 GHz to 7 GHz (TBR)
Bandwidth (-3dB)	1 GHz
Stable Reference Frequency	10 MHz
Post-Compression Dynamic Range (peak to RMS noise)	66 dB
Spur Free Dynamic Range	85 dB for 128 coherently integrated pulses
Range Resolution	0.15 meters
SNR Loss vs. Range center	6 dB maximum @ +/- 76.7 meters relative to image center
Range Bins	1024 bins (+/- 512 about image center)
Range Extent	153 meters (+/-76.7 m about image center)
Range Sidelobes (Hamming weighting)	-34 dB
Frequency Response	3 dB uncorrected; 1 dB corrected
RCS Repeatability	+/- 0.1 dB
Phase Deviation from Linear in CPS	+/- 5 degrees


Algorithm Functionality is Similar



Process Flow




Cross power spectra vs. time




Correlator compresses pulse in range

FFT compresses pulses in Doppler


AOP2 Functional Configuration






AOP 2 Top Level System Diagram



Radar Configuration with AOP2




AOP2 Configuration



- | | |
|-------------------------------------|-----------------------------|
| Analog (RF) Input (No A/D) | Arbitrary waveforms |
| Digital output | Real-time processing |
| Small size, weight and power | Full complex images |

Aegis1.CVS

Optics Module Mated With Camera Module




6U VME form factor

AOP2 Optics Module



HEPC 2003 September 23, 2003

- **Calibrations and corrections are required at various points in the processing chain**
 - **Correct radar and processor response**
 - **Obtain optimum performance**



AOP2 Hardware Configuration*




Waveform generators

- Reference
- Return

Programmable LOs for tunable RF front-end

Real-time file system

UPS



6U card cage

- Controller card
- Optical module
- Post processing & Timing card

Power Meter

RF module


Power amplifiers


AOP Production Conceptual Configuration




Size reduced from $\frac{1}{2}$ rack in AOP2 demonstration to $\frac{1}{2}$ single 6U chassis:


- AWGs reduced to single chip for PRN codes
- Synthesizers reduced to fixed LOs
- Amplifiers reduced to single card
- No output data storage, data sent to radar post processing in real time







FPGA based reconfigurable computing board







WILDSTAR™ II FPGA card




Fibre Channel 2 I/O Card daughter card



PE2 Data Processing




PE2 Allocated Memory Diagram




Copyright Annapolis Micro Systems, Inc. 2002


PE1 Functional Flow Diagram




PE1 Allocated Memory Diagram



PE0 Functional Diagram




PE0 Allocated Memory Diagram




Copyright Annapolis Micro Systems, Inc. 2002

FPGA Design Time: CoreFire™ vs. VHDL



ampCorrCombine Macro Amplitude Correction and I/Q Combine



PCS Testing: CoreFire Debugger



CoreFire™ Application Debugger includes windows for monitoring and manipulating data flow

CoreFire Debug - PeTarget.Pe1

File View Options Help

Pass 1 Update none Step 10 Clear

Name	Value	Status	Pass	Ready	Enabled	Cycle	iDataPost...	iSInt	qDataPost...	qSInt	writeAddr...	iDirectFFT	iNegPre	qDirectFFT	qNegPre
iDataPostFFT32	0	Invalid	0	true	✓	1	??	-2	??	0	0	??	??	??	??
iSInt	-3	Valid	0	true	✓	2	??	2	??	-1	1	??	-2	??	0
qDataPostFFT32	0	Invalid	0	true	✓	3	??	-1	??	3	2	??	-2	??	1
qSInt	-2	Valid	0	true	✓	4	??	-2	??	-5	3	??	-1	??	3
writeAddress	16	Invalid	0	true	✓	5	??	8	??	4	4	??	2	??	5
iDirectFFT	0	Invalid	0	true	✓	6	??	-4	??	2	5	??	8	??	4
iNegPre	5	Valid	0	true	✓	7	??	-2	??	0	6	??	4	??	-2
qDirectFFT	0	Invalid	0	true	✓	8	??	0	??	0	7	??	-2	??	0
qNegPre	4	Valid	0	true	✓	9	??	-2	??	-4	8	??	0	??	0
						10	??	0	??	-2	9	??	-2	??	-4
						11	??	2	??	1	10	??	0	??	2
						12	??	2	??	-4	11	??	2	??	1
						13	??	1	??	7	12	??	-2	??	4
						14	??	0	??	-5	13	??	1	??	7
						15	??	2	??	4	14	??	0	??	5
						16	??	-3	??	6	15	??	2	??	4
						17	??	-5	??	-7	16	??	3	??	-6

10:20 AM PE Reset Total 30 Cycle 20

PeTarget.Pe1 - Register Viewer

Help

Update single

numPix LAD 1038 (0x0000040e)
 0 Read 255 Again

numPix_div_by2 LAD 1028 (0x00000404)
 0 Read 127 Again

iData - Memory Viewer 32 bits

File Set Help

iData Update single

Address 0 Dwords 128 Format SInt

Address	0	1	2	3
0	196606	-65537	-262136	65534
4	65534	131074	1	-196606
8	131067	-196603	-65533	131070
12	-131072	-65529	0	524284
16	393211	-327683	-196599	196607
20	65534	-131068	-327680	6
24	-131074	327683	-131074	393216
28	655349	65535	65537	262140
32	196607	589817	-65538	65538
36	-131075	-131068	-65536	-327674
40	-458747	327680	262142	-65536
44	65535	-65533	0	-458748
48	-262135	-65535	65537	65532


View 0(0x0) for 128 DWORDS.

Wildstar II FFT Example



FFT Example Scenario

- **CoreFire project for PE1**
 - Data read from memory on Wildstar II board
 - FFT operation
 - Data written to memory on Wildstar II board
- **Java program**
 - Data read from file
 - Data written to memory on Wildstar II board
 - Data read from memory on Wildstar II board
 - Data written to file
- **CoreFire Debugger**
 - Kicks off the Wildstar II board processing
 - Memory and register viewers show data during the processing
- **IView Tool**
 - Compare output data file with expected results




Wildstar II FFT Example



FFT done in SW

FFT done on Wildstar board



Scale and Subtract (Magnitude)

Peak to RMS = 139 dB

- **Essex has been able to implement an extremely complex, computationally intensive radar processing task in:**
 - **Embedded optical hardware and**
 - **Embedded DSP/FPGA hardware**
- **This approach saves space, development time, software, development costs and maintenance costs.**
- **The AOP hardware allows the use of new arbitrary classes of waveforms for improved ballistic missile discrimination.**

Wrap-up / Questions