Stream Processing for High-Performance Embedded Systems

William J. Dally Computer Systems Laboratory Stanford University

> HPEC September 25, 2002


Stream Proc: 1 Sept 25, 2002

Outline

- Embedded computing demands high arithmetic rates with low power
- VLSI technology can deliver this capability but microprocessors cannot
- Stream processors realize the performance/power potential of VLSI while retaining flexibility

Stream Proc: 2 Sept 25, 2002

Embedded systems demand high arithmetic rates with low power




For N=10, BW=100MHz, S=16, B=4, about 500GOPs

Stream Proc: 3 Sept 25, 2002


VLSI provides high arithmetic rates with low power – microprocessors do not

PowerPC G4 95mm² ~1nJ/op



32b adder + RF, 512 x 163 tracks $205\mu m \times 65\mu m \sim 0.013 mm^2 \sim 5 p J/o p$

Area 7300:1, Energy 200:1, Ops 4:1



Stream Proc: 4 Sept 25, 2002

VLSI provides high arithmetic rates with low power – microprocessors do not


Operation	Energy	
	(0.13um)	(0.05um)
32b ALU Operation	5pJ	0.3pJ
32b Register Read	10pJ	0.6pJ
Read 32b from 8KB RAM	50pJ	3рЈ
Transfer 32b across chip (10mm)	100pJ	17рЈ
Execute a uP instruction (SB-1)	1.1nJ	130pJ
Transfer 32b off chip (2.5G CML)	1.3nJ	400pJ
Transfer 32b off chip (200M HSTL)	1.9nJ	1.9nJ


300: 20: 1 off-chip to global to local ratio in 2002

1300: 56: 1 in 2010

Stream Proc: 5 Sept 25, 2002

Why do Special-Purpose Processors Perform Well?







Lots (100s) of ALUs

Fed by dedicated wires/memories

Stream Proc: 6 Sept 25, 2002

Care and Feeding of ALUs






'Feeding' Structure Dwarfs ALU


Stream Proc: 7 Sept 25, 2002

Stream Programs Expose Locality and Concurrency



Stream Proc: 8 Sept 25, 2002


A Bandwidth Hierarchy exploits locality and concurrency



- VLIW clusters with shared control
- 41.2 32-bit floating-point operations per word of memory BW


Stream Proc: 9 Sept 25, 2002

Producer-Consumer Locality in the Depth Extractor



Stream Proc: 10 Sept 25, 2002


A Bandwidth Hierarchy exploits kernel and producer-consumer locality



	Memory BW	Global RF BW	Local RF BW
Depth Extractor	0.80 GB/s	18.45 GB/s	210.85 GB/s
MPEG Encoder	0.47 GB/s	2.46 GB/s	121.05 GB/s
Polygon Rendering	0.78 GB/s	4.06 GB/s	102.46 GB/s
QR Decomposition	0.46 GB/s	3.67 GB/s	234.57 GB/s

Stream Proc: 11 Sept 25, 2002

Bandwidth Demand of Applications



Stream Proc: 12 Sept 25, 2002


Local registers increase effective size and bandwidth of SRF

- ~90% of live variables are captured in local registers
- Only 10% of live variables need be stored in stream register file
- Fixed-size SRF is effectively 10x the size of a VRF that must hold all live variables

Bandwidth into FPUs is 10x the SRF bandwidth


Stream Proc: 13 Sept 25, 2002

Cluster Occupancy > 80%



Stream Proc: 14 Sept 25, 2002

Performance demonstrated on signal and image processing



Stream Proc: 15 Sept 25, 2002


Prototype

Prototype of Imagine architecture

- Proof-of-concept 2.56cm² die in 0.18um
 TI process, 21M transistors
- Collaboration with TI ASIC
- Runs all benchmarks at 240MHz




- Platform for rapid application development
- Test & debug building blocks of a 64node system
- Collaboration with ISI-East





Stream Proc: 16 Sept 25, 2002

Imagine is programmed in "C" at two levels



Stream Proc: 17 Sept 25, 2002

Simple example

StreamC:


```
void main() {
   Stream<int> a(256);
   Stream<int> b(256);
   Stream<int> c(256);
   Stream<int> d(1024);
   ...
   example1(a, b, c);
   example2(c, d);
   ...
}
```

KernelC:

```
KERNEL example1(
  istream<int> a,
  istream<int> b,
  ostream<int> c)
  loop stream(a) {
    int ai, bi, ci;
    a >> ai;
    b >> bi;
    ci = ai * 2 + bi * 3;
    c << ci;
```

Stream Proc: 18 Sept 25, 2002


Communication scheduling achieves near optimum kernel performance



7x7 convolution kernel from depth extraction application

(Above) Single iteration schedule


(Right) Software pipelining shown



Stream Proc: 19 Sept 25, 2002

Stream scheduling reduces bandwidth demand by up to 12:1 compared to caching


Stream program



Open GL graphics pipeline

Current DSP programmers attempt to stage data in this manner by hand

SRF allocation



Stream Proc: 20 Sept 25, 2002

We have developed...


- A *stream architecture* that exploits locality and concurrency
 - Keeps 99% of the data accesses on chip
 - Aligned accesses to SRF
 - Enables efficient use of large numbers (100s) of ALUs
- Imagine: a prototype *stream processor* that demonstrates the efficiency of stream architecture
 - Working in the lab at 240MHz
 - 9.6GFLOPS, 19.2GOPS, 6W
 - Programmed in "C"
 - Sustains ~5GOPS/W at 1.2V (200pJ/OP)
- and demonstrated image-processing, signal processing, and graphics applications on the Imagine stream processor

Stream Proc: 21 Sept 25, 2002

Stream processing can be applied to scientific computing

- Extensions to architecture
 - 64b floating point 100GFLOPS/chip
 - Support 2-D, 3-D, and irregular data structures
 - Stream cache
 - Indexable SRF
- Estimates suggest we can achieve
 - <\$20/GFLOPS
 - <\$10/M-GUPS





Stream Proc: 22 Sept 25, 2002

Conclusion

- Streams expose locality and concurrency
 - Concurrency across stream elements
 - Producer/consumer locality
 - Enables compiler optimization at a larger scale than scalar processing
- A stream architecture exploits this to achieve high arithmetic intensity (arithmetic rate/BW)
 - Keeps most (>90%) of data operations local (544GB/s, 10pJ) with low overhead
 - Keeps almost all (>99%) of data operations on chip (32GB/s, 100pJ)
- The Imagine processor demonstrates the advantages of streaming for image and signal processing
 - 9.6GFLOPs, 19.2GOPs, 6W measured
- Stream processing is applicable to a wide range of applications
 - Scientific computing
 - Packet processing

Stream Proc: 23 Sept 25, 2002