

Evaluating the Productivity of a Multicore Architecture

Jeremy Kepner and Nadya Bliss

MIT Lincoln Laboratory

HPEC 2008

This work is sponsored by the Department of Defense under Air Force Contract FA8721-05-C-0002. Opinions, interpretations, conclusions, and recommendations are those of the author and are not necessarily endorsed by the United States Government.

MIT Lincoln Laboratory

Slide-1 Multicore Productivity



Outline



- Programming Models
- Architectures
- **Productivity Results**
- Summary

- Architecture Buffet
- Programming Buffet
- Productivity Assessment



Signal Processor Devices



- Wide range of device technologies for signal processing systems
- Each has their own tradeoffs. How do we choose?



Multicore Processor Buffet

	<u>Homogeneous</u>	<u>Heterogeneous</u>
Short Vector	 Intel Duo/Duo AMD Opteron IBM PowerX Sun Niagara IBM Blue Gene 	• IBM Cell • Intel Polaris
Long Vector	 Cray XT Cray XMT Clearspeed 	• nVidia • ATI

- Wide range of programmable multicore processors
- Each has their own tradeoffs. *How do we choose?*



Multicore Programming Buffet

	<u>Flat</u>	Hierarchical
word	 pThreads StreamIt UPC CAF 	• CUDA • Cilk • MCF • Sequouia
object	• VSIPL++ • GA++ • pMatlab • StarP	• PVTOL • pMatlabXVM

- Wide range of multicore programming environments
- Each has their own tradeoffs. How do we choose?



Performance vs Effort

Style	Example	Granularity	Training	Effort	Performance per Watt
Graphical	Spreadsheet	Module	Low	1/30	1/100
Domain Language	Matlab, Maple, IDL	Array	Low	1/10	1/5
Object Oriented	Java, C++	Object	Medium	1/3	1/1.1
Procedural Library	oglean			FICO	1.005
Procedural Language	C, Fortran	(this ta	a M&d)um	1	1
Assembly	x86, PowerPC	Register	High	3	2
Gate Array	VHDL	Gate	High	10	10
Standard Cell		Cell	High	30	100
Custom VLSI		Transistor	High	100	1000

- Applications can be implemented with a variety of interfaces
- Clear tradeoff between effort (3000x) and performance (100,000x)
 - Translates into mission capability vs mission schedule

MIT Lincoln Laboratory



Assessment Approach



- "Write" benchmarks in many programming environments on different multicore architectures
- Compare performance/watt and relative effort to serial C



- Parallel Design
- Programming Models
- Architectures
- **Productivity Results**
- Summary

- Environment features
- Estimates
- Performance Complexity



Programming Environment Features

Technology	UPC	F2008	GA++	PVL	VSIPL	PVTOL	Titanium	StarP	pMatlab	DCT	Chapel	X10	Fortress
Organization	Std	Std	DOE	Lincoln	Std Body	Lincoln	UC	ISC	Lincoln	Math-	Cray	IBM	Sun
	Body	Body	PNNL				Berkeley			works			
Sponsor	DoD	DOE	DOE	Navy	DoD		DOE,	DoD	DARPA		DARPA	DARPA	DARPA
		SC			HPCMP		NSF						
Туре	Lang	Lang	Library	Library	Library	Library	New	Library	Library	Library	New	New	New
	Ext	Ext					Lang				Lang	Lang	Lang
Base Lang	С	Fortran	C++	C++	C++	C++	Java	Matlab	Matlab	Matlab	ZPL	Java	HPF
Precursors		CAF		STAPL,	PVL,	VSIPL++,		pMatlab	PVL,	pMatlab,			
				POOMA	POOMA	pMatlab			StarP	StarP			
Real Apps	2001	2001	1998	2000	2004	~2007		2002	2003	2005			
Data Parallel	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
Block-cyclic	1D		ND blk	2D	2D	Y	ND	2D	4D	1D	ND	ND	
Atomic			Y									Y	Y
Threads	Y		Y								Y	Y	Y
Task Parallel			Y	Y	Y	Y	Y		Y		Y	Y	
Pipelines			Y	Y		Y			Y				
Hier. arrays						Y	Y		Y		Y	Y	Y
Automap				Y		Y			Y				
Sparse							?	Y	Y	Y	Y	?	?
FPGA IO					Y	Y							

Too many environments with too many features to assess individually

- Decompose into general classes
 - Serial programming environment
 - Parallel programming model
- Assess only relevant serial environment and parallel model pairs



- Performance
 - The performance of the code on the architecture
 - Measured in: flops/sec, Bytes/sec, GUPS, ...
- Effort
 - Coding effort required to obtain a certain level of performance
 - Measured in: programmer-days, lines-of-code, function points,
- Expertise
 - Skill level of programmer required to obtain a certain level of performance
 - Measured in: degree, years of experience, multi-disciplinary knowledge required, ...
- Portability
 - Coding effort required to port code from one architecture to the next and achieve a certain level of performance
 - Measured in: programmer-days, lines-of-code, function points, ...)
- Baseline
 - All quantities are relative to some baseline environment
 - Serial C on a single core x86 workstation, cluster, multi-core, ...



Serial Programming Environments

Programming Language	Assembly	SIMD (C+AltiVec)	Procedural (ANSI C)	Objects (C++, Java)	High Level Languages (Matlab)
Performance Efficiency	0.8	0.5	0.2	0.15	0.05
Relative Code Size	10	3	1	1/3	1/10
Effort/Line-of- Code	4 hour	2 hour	1 hour	20 min	10 min
Portability	Zero	Low	Very High	High	Low
Granularity	Word	Multi-word	Multi-word	Object	Array

• OO High Level Languages are the current desktop state-of-the practice :-)

- Assembly/SIMD are the current multi-core state-of-the-practice :-(
- Single core programming environments span 10x performance and 100x relative code size



Parallel Programming Environments

Approach	Direct Memory Access (DMA)	Message Passing (MPI)	Threads (OpenMP)	Recursive Threads (Cilk)	PGAS (UPC, VSIPL++)	Hierarchical PGAS (PVTOL, HPCS)
Performance Efficiency	0.8	0.5	0.2	0.4	0.5	0.5
Relative Code Size	10	3	1	1/3	1/10	1/10
Effort/Line-of- Code	Very High	High	Medium	High	Medium	High
Portability	Zero	Very High	High	Medium	Medium	TBD
Granularity	Word	Multi-word	Word	Array	Array	Array

 Message passing and threads are the current desktop state-of-the practice :-|

- DMA is the current multi-core state-of-the-practice :-(
- Parallel programming environments span 4x performance and 100x relative code size



╢

Canonical 100 CPU Cluster Estimates





Relevant Serial Environments and Parallel Models





Partitioning Scheme	Serial	Multi- Threaded	Distributed Arrays	Hierarchical Arrays	Assembly + DMA
fraction of programmers	1	0.95	0.50	0.10	0.05
Relative Code Size	1	1.1	1.5	2	10
"Difficulty"	1	1.15	3	20	200

- Focus on a subset of relevant programming environments
 - C/C++ + serial, threads, distributed arrays, hierarchical arrays
 - Assembly + DMA
- "Difficulty" = (relative code size) / (fraction of programmers)



Performance Complexity



- Performance complexity (Strohmeier/LBNL) compares performance as a function of the programming model
- In above graph, point "G" is ~100x easier to program than point "B"



Outline

- Parallel Design
- Programming Models
- Architectures
- Productivity Results
- Summary

- Kuck Diagram
- Homogeneous UMA
- Heterogeneous NUMA
- Benchmarks



Single Processor Kuck Diagram



- Processors denoted by boxes
- Memory denoted by ovals
- Lines connected associated processors and memories
- Subscript denotes level in the memory hierarchy

MIT Lincoln Laboratory





- Replicates serial processors
- net denotes network connecting memories at a level in the hierarchy (incremented by 0.5)



Multicore Architecture 1: Homogeneous

Off-chip: 1 (all cores have UMA access to off-chip memory) On-chip: 1 (all cores have UMA access to on-chip 3D memory) Core: N_{core} (each core has its own cache)





Multicore Architecture 2: Heterogeneous

Off-chip: 1 (all supercores have UMA access to off-chip memory)

On-chip: N (sub-cores share a bank of on-chip 3D memory and 1 control processor)

Core: N_{core} (each core has its own local store)



MIT Lincoln Laboratory



HPC Challenge SAR benchmark (2D FFT)



- 2D FFT (with a full all-to-all corner turn) is a common operation in SAR and other signal processing
- Operation is complex enough to highlight programmability issues





Projective Transform



- Canonical kernel in image processing applications
- Takes advantage of cache on single core processors
- Takes advantage of multiple cores
- Results in regular distributions of both source and destination images

MIT Lincoln Laboratory



- Parallel Design
- Programming Models
- Architectures



• Summary

- Implementations
- Performance vs Effort
- Productivity vs Model



Case 1: Serial Implementation





Case 2: Multi-Threaded Implementation

<pre>COD F A = complex(rand(N,M), rand(N,M)); #pragma omp parallel //FFT along columns for i=1:M</pre>	Heterogeneous Performance
<pre>A(:,j) = fft(A(:,j)); end #pragma omp parallel //FFT along rows for i=1:N A(i,:) = fft(A(i,:)); end</pre>	 Execution This program will run on a all control processors Memory Only off chip memory will be used Poor locality will cause cause a memory bottleneck
NOTES	Homogeneous Performance
• Multi-threaded program: each thread operated on a single column (row) of the matrix	
 Complexity: LOW Minimal parallel programming expertise required Users capable of writing this program: 99% 	Execution • This program will run on all cores Memory • Off chip memory, on chip cache, and local cache will be used • Poor locality will cause a memory bottleneck
	MIT Lincoln Laboratory



Case 3: Parallel 1D Block Implementation





Case 4: Parallel 1D Block Hierarchical Implementation

CODE



MIT Lincoln Laboratory



Performance/Watt vs Effort





Defining Productivity



•



Productivity vs Programming Model





- Many multicore processors are available
- Many multicore programming environments are available
- Assessing which approaches are best for which architectures is difficult
- Our approach
 - "Write" benchmarks in many programming environments on different multicore architectures
 - Compare performance/watt and relative effort to serial C
- Conclusions
 - For homogeneous architectures C/C++ using threads or parallel arrays has highest productivity
 - For heterogeneous architectures C/C++ using hierarchical arrays has highest productivity