

# PVTOL: A High-Level Signal Processing Library for Multicore Processors

Hahn Kim, Nadya Bliss, Ryan Haney, Jeremy Kepner, Matthew Marzilli, Sanjeev Mohindra, Sharon Sacco, Glenn Schrader, Edward Rutledge

HPEC 2007

#### 20 September 2007

**MIT Lincoln Laboratory** 

This work is sponsored by the Department of the Air Force under Air Force contract FA8721-05-C-0002. Opinions, interpretations, conclusions and recommendataions are those of the author and are not necessarily endorsed by the United States Government.



# Outline

- Background
  - Motivation
  - Multicore Processors
  - Programming Challenges
- Parallel Vector Tile Optimizing Library
- Results
- Summary



# **Future DoD Sensor Missions**





# **Embedded Processor Evolution**



- 20 years of exponential growth in FLOPS / Watt
- Requires switching architectures every ~5 years
- Cell processor is current high performance architecture



# **Multicore Programming Challenge**



- Great success of Moore's Law era
  - Simple model: load, op, store
  - Many transistors devoted to delivering this model
- Moore's Law is ending
  - Need transistors for performance



- Processor topology includes:
  - Registers, cache, local memory, remote memory, disk
- Multicore processors have *multiple* programming models

#### Increased performance at the cost of exposing complexity to the programmer



999999-6 XYZ 12/13/2007

# **Example: Time-Domain FIR**



ii1 = (vector float) spu shuffle(ii0ld, ii0, shift1);

Rtemp = spu\_madd(kr0, ir0, Rtemp); Itemp = spu\_madd(kr0, ii0, Itemp); Rtemp = spu\_nmsub(ki0, ii0, Rtemp); Itemp = spu\_madd(ki0, ir0, Itemp);

MIT Lincoln Laboratory

- Computation requires SIMD



## **Example: Time-Domain FIR**

Performance vs. Effort



|                                      | С     | SIMD<br>C | Hand<br>Coding | Parallel<br>(8 SPE) |
|--------------------------------------|-------|-----------|----------------|---------------------|
| Lines of Code                        | 33    | 110       | 371            | 546                 |
| Performance<br>Efficiency<br>(1 SPE) | 0.014 | 0.27      | 0.88           | 0.82                |
| GFLOPS<br>(2.4 GHz)                  | 0.27  | 5.2       | 17             | 126                 |

#### **PVTOL Goal: Achieve high performance with little effort**

999999-7 XYZ 12/13/2007 S. Sacco, et al. "Exploring the Cell with HPEC Challenge Benchmarks." HPEC 2006.



# Outline

- Background
- Parallel Vector Tile Optimizing Library
  - Map-Based Programming
  - **PVTOL Architecture**
- Results
- Summary



- A map is an assignment of blocks of data to processing elements
- Maps have been demonstrated in several technologies

| Technology                 | Organization | Language | Year |
|----------------------------|--------------|----------|------|
| Parallel<br>Vector Library | MIT-LL       | C++      | 2000 |
| pMatlab                    | MIT-LL       | MATLAB   | 2003 |
| VSIPL++                    | HPEC-SI      | C++      | 2006 |





# **New Challenges**

- Hierarchy
  - Extend maps to support the entire storage hierarchy



- Heterogeneity
  - **Different architectures** between processors





AMD

Intel

Different architectures within a processor



Synergistic Processing Elements

- **Automated Mapping** 
  - Allow maps to be constructed using automated techniques







- PVTOL is a portable and scalable middleware library for multicore processors
- Enables incremental development



Make parallel programming as easy as serial programming



# **PVTOL Architecture**



999999-12 XYZ 12/13/2007



## **PVTOL API**





# **Automated Mapping**





# **Hierarchical Arrays**

- eXtreme Virtual Memory provides hierarchical arrays and maps
  - Hierarchical arrays hide details of the processor and memory hierarchy
  - Hierarchical maps concisely describe data distribution at each level



**MIT Lincoln Laboratory** 

H. Kim, et al. "Advanced Hardware and Software Technologies for Ultra-long FFT's." HPEC 2005.



999999-16 XYZ 12/13/2007



- Background
- Parallel Vector Tile Optimizing Library
- Results
  - Projective Transform
  - Example Code
  - Results
- Summary



999999-18

XYZ 12/13/2007

# **Projective Transform**



- Many DoD optical applications use mobile cameras
- Consecutive frames may be skewed relative to each other
- Standardizing the perspective allows feature extraction

- Projective transform is a homogeneous warp transform
  - Each pixel in destination image is mapped to a pixel in the source image
- Example of a real life application with a complex data distribution



#### **Projective Transform**

#### Data Distribution



- Mapping between source and destination pixels is data dependent
  - Can not use regular data distributions for both source and destination
  - 1. Break destination image into blocks
  - 2. Map destination block to source image
  - 3. Compute extent box of source block
  - 4. Transfer source and destination blocks to SPE local store
  - 5. SPE applies transform to source and destination blocks

999999-19 XYZ 12/13/2007



## Projective Transform Code

Serial

typedef Dense<2, short int, tuple<0, 1> > DenseBlk; typedef Dense<2, float, tuple<0, 1> > DenseCoeffBlk; typedef Matrix<short int, DenseBlk, LocalMap> SrcImage16; typedef Matrix<short int, DenseBlk, LocalMap> DstImage16; typedef Matrix<float, DenseCoeffBlk, LocalMap> Coeffs;

```
int main(int argc, char** argv) {
   Pvtol pvtol(argc, argv);
```

```
// Allocate 16-bit images and warp coefficients
SrcImage16 src(Nrows, Ncols);
DstImage16 dst(Nrows, Ncols);
Coeffs coeffs(3, 3);
```

```
// Load source image and initialize warp coefficients
loadSourceImage(&src);
initWarpCoeffs(&coeffs);
```

```
// Perform projective transform
projective_transform(&src, &dst, &coeffs);
```



## 

Parallel

typedef RuntimeMap<DataDist<BlockDist, BlockDist> > RuntimeMap; typedef Dense<2, short int, tuple<0, 1> > DenseBlk; typedef Dense<2, float, tuple<0, 1> > DenseCoeffBlk; typedef Matrix<short int, DenseBlk, LocalMap> SrcImage16; typedef Matrix<short int, DenseBlk, RuntimeMap> DstImage16; typedef Matrix<float, DenseCoeffBlk, LocalMap> Coeffs;

```
int main(int argc, char** argv) {
    Pvtol pvtol(argc, argv);
```

```
Grid dstGrid(1, 1, Grid::ARRAY); // Allocate on 1 Cell
ProcList pList(pvtol.processorSet());
RuntimeMap dstMap(dstGrid, pList);
// Allocate 16-bit images and warp coefficients
SrcImage16 src(Nrows, Ncols);
DstImage16 dst(Nrows, Ncols, dstMap);
Coeffs coeffs(3, 3);
// Load source image and initialize warp coefficients
loadSourceImage(&src);
initWarpCoeffs(&coeffs);
// Perform projective transform
projective_transform(&src, &dst, &coeffs);
```



## Projective Transform Code

#### Embedded

```
typedef RuntimeMap<DataDist<BlockDist, BlockDist> > RuntimeMap;
typedef Dense<2, short int, tuple<0, 1> > DenseBlk;
typedef Dense<2, float, tuple<0, 1> > DenseCoeffBlk;
typedef Matrix<short int, DenseBlk, LocalMap> SrcImage16;
typedef Matrix<short int, DenseBlk, RuntimeMap> DstImage16;
typedef Matrix<float, DenseCoeffBlk, LocalMap> Coeffs;
int main(int argc, char** argv) {
  Pvtol pvtol(argc, argv);
  // Hierarchical map for the destination image
  Grid dstTileGrid(PT_BLOCKSIZE, PT_BLOCKSIZE, Grid::ELEMENT); // Break into blocks
  DataMgmtPolicy tileDataPolicy;
  RuntimeMap dstTileMap(dstTileGrid, tileDataPolicy);
  Grid dstSPEGrid(1, pvtol.numTileProcessor(), Grid::ARRAY); // Distribute across SPE's
  ProcList speProcList(pvtol.tileProcessorSet());
  RuntimeMap dstSPEMap(dstSPEGrid, speProcList, dstTileMap);
  Grid dstGrid(1, 1, Grid::ARRAY); // Allocate on 1 Cell
  ProcList pList(pvtol.processorSet());
  RuntimeMap dstMap(dstGrid, pList, dstSPEMap);
  // Allocate 16-bit images and warp coefficients
  SrcImage16 src(Nrows, Ncols);
  DstImage16 dst(Nrows, Ncols, dstMap);
  Coeffs coeffs(3, 3);
  // Load source image and initialize warp coefficients
  loadSourceImage(&src);
  initWarpCoeffs(&coeffs);
  // Perform projective transform
  projective_transform(&src, &dst, &coeffs);
```



## Projective Transform Code

#### Automapped



typedef Dense<2, short int, tuple<0, 1> > DenseBlk; typedef Dense<2, float, tuple<0, 1> > DenseCoeffBlk; typedef Matrix<short int, DenseBlk, LocalMap> SrcImage16; typedef Matrix<short int, DenseBlk, AutoMap> DstImage16; typedef Matrix<float, DenseCoeffBlk, LocalMap> Coeffs;

```
int main(int argc, char** argv) {
    Pvtol pvtol(argc, argv);
```

```
// Allocate 16-bit images and warp coefficients
SrcImage16 src(Nrows, Ncols);
DstImage16 dst(Nrows, Ncols);
Coeffs coeffs(3, 3);
```

```
// Load source image and initialize warp coefficients
loadSourceImage(&src);
initWarpCoeffs(&coeffs);
```

```
// Perform projective transform
projective_transform(&src, &dst, &coeffs);
```



#### Results

Performance

**GOPS vs. Megapixels** 





#### Results

#### Performance vs. Effort



#### PVTOL acheives high performance with effort comparable to ANSI C

999999-25 xyz 12/13/2007 \* 10 Megapixel image, 3.2 GHz Intel Xeon (ANSI C), 3.2 GHz Cell w/ 8 SPEs (MCF and PVTOL)



- Background
- Parallel Vector Tile Optimizing Library
- Results
- Summary



# **Future of Multicore Processors**

- AMD vs. Intel
  - Different flavors of multicore
  - Replication vs. hierarchy

- "Many-core" processors
  - In 2006, Intel achieved 1 TeraFLOP on an 80-core processor
- Heterogeneity
  - Multiple types of cores & architectures
  - Different threads running on different architectures

#### **PVTOL will extend to support future multicore designs**





**Intel Core 2 Extreme** 



**Intel Polaris** 





- Emerging DoD intelligence missions will collect more data
  - Real-time performance requires significant amount of processing power

- Processor vendors are moving to multicore architectures
  - Extremely difficult to program

- PVTOL provides a simple means to program multicore processors
  - Have demonstrated for a real-life application