

Exploring the Cell with HPEC Challenge Benchmarks

Sharon M. Sacco, Glenn Schrader, Jeremy Kepner, and Matthew Marzilli

HPEC Conference

21 September 2006

MIT Lincoln Laboratory

This work is sponsored by AFRL under Air Force contract FA8721-050C-0002. Opinions, interpretations, conclusions and recommendations are those of the author and not necessarily endorse by the United States Government.

HPEC-1 SMHS 11/29/2006



Outline





- Results
- Summary

- Embedded Processor Evolution
- Cell Features
- Programming Challenges
- Performance Challenge



Embedded Processor Evolution



- 20 years of exponential growth in FLOPS / W
- Requires switching architectures every ~5 years
- Cell Processor is current high performance architecture



Cell Features



HPEC-4



Programming Challenge

Future: "Acronym" Processor Past: Von Neumann **Programming Model** Programming Model **FPGA: Field Programmable Gate Array PCA: Polymorphous Computing Architecture** Processor **SPE: Synergistic Processing Engine MTA: Multi-Threaded Architecture** Op2 **PIM: Processor In Memory** Cell Programming Model Tiles **PIN: Processor In Network** PID: Processor In Disk Memorv HyperThreading STI Cell Registers Vector Processors ... Instr. Operands Great success of Moore's Law Era Cache Simple user model: get, op, put Blocks 1. Asymmetric-Thread Runtime Many transistors devoted to delivering 2. Function-Offload **Local Memory** this model to user 3. Device-Extension Messages 4. Computation-Acceleration No longer feasible **Remote Memory** 5. Streaming Pages Need these transistors to improve 6. Shared-Memory Multiprocessor performance (Intel's "right turn") Disk 7. User-Mode Thread Exposes complex processor topology to

• Increased performance at the cost of exposing the full processor topology to the programmer

user



Performance Challenges



• Price of performance is increased programming complexity

MIT Lincoln Laboratory



Outline

• Introduction



- Results
- Summary

- HPEC Challenge
- Test System
- Software Environment
 Time Domain FIR
 Programs
 Parallel Approach
 Octave
 - •Mercury SAL and MCF



HPEC Challenge

Information and Knowledge Processing Kernels



SMHS 11/29/2006



HPEC Challenge

Signal and Image Processing Kernels





Mercury Cell Processor Test System



Mercury Cell Processor System

- Single Dual Cell Blade
 - Native tool chain
 - Two 2.4 GHz Cells running in SMP mode
 - Terra Soft Yellow Dog Linux 2.6.14
- Received 03/21/06
 - booted & running same day
 - integrated/w LL network < 1 wk</p>
 - Octave (Matlab clone) running
 - Parallel VSIPL++ compiled

•Each Cell has 153.6 GFLOPS (single precision) – 307.2 for system @ 2.4 GHz (maximum)

Software includes:

- IBM Software Development Kit (SDK)
 - Includes example programs
- Mercury Software Tools
 - MultiCore Framework (MCF)
 - Scientific Algorithms Library (SAL)
 - Trace Analysis Tool and Library (TATL)

MIT Lincoln Laboratory



Outline

• Introduction



- Results
- Summary

- HPEC Challenge
- Test System
- Software Environment
 - Time Domain FIR
 - Programs
 - Parallel Approach
 - Octave
 - Mercury SAL and MCF



Time Domain FIR Algorithm



- TDFIR uses complex data
- TDFIR uses a bank of filters
 - Each filter is used in a tapered convolution
 - A convolution is a series of dot products

HPEC Challenge Parameters TDFIR

Set	К	N	М
1	128	4096	64
2	12	1024	20

•FIR is one of the best ways to demonstrate FLOPS



Reference C implementation

- Computations take 2 lines
- Mostly loop control, pointers, and initialization
- Output initialization assumed
- SPE needs split complex
 - Separate real and imaginary vectors

Reference C FIR is easy to understand

for (i = K; i > 0; i--){

/* Set accumulators and pointers for dot product for output point */

- r1 = Rin;
- r2 = lin;
- o1 = Rout;
- o2 = lout;

/* calculate contributions from a single kernel point */
for (j = 0; j < N; j++){</pre>

*o1 += *k1 * *r1 - *k2 * *r2; *o2 += *k2 * *r1 + *k1 * *r2;

```
r1++; r2++; o1++; o2++;
```

```
/* update input pointers */
k1++; k2++;
Rout++;
lout++;
```



C with SIMD Extensions

	/ *	/* load reference data and shift */		
 Inner loop contributes to 4 	ir0 = *Rin++; ii0 = *lin++;			
output points per pass		ir1 = (vector float) spu_shuffle(irOld, ir0, shift1); ii1 = (vector float) spu_shuffle(iiOld, ii0, shift1);		
SIMD registers in use		ir2 = (vector float) spu_shuffle(irOld, ir0, shift2);		
 Shuffling of values in registers is a requirement 		$ii2 = (vector float) spu_shuffle(iiOld, ii0, shift2);$ $ii3 = (vector float) spu_shuffle(iiOld, ii0, shift3);$ $ii3 = (vector float) spu_shuffle(iiOld, ii0, shift3);$		
- Compilers are unlikely to		Rtemp = $kr0 * ir0 + Rtemp;$	Itemp = $kr0 * ii0 + Itemp;$	
Can rival assembly code		Rtemp = -(Ki0 III - Rtemp	ltemp = kr1 * ii1 + ltemp;	
with more effort		Rtemp = -(ki1 * ii1 - Rtemp	; Itemp = ki1 * ir1 + Itemp;	
		Rtemp = kr2 * ir2 + Rtemp; Rtemp = -(ki2 * ii2 - Rtemp	Itemp = kr2 * ii2 + Itemp; ; Itemp = ki2 * ir2 + Itemp;	
		Rtemp = kr3 * ir3 + Rtemp;	Itemp = kr3 * ii3 + Itemp;	
 SIMD C extensions 		Rtemp = -(KI3 * II3 - Rtemp	; itemp = κι <i>3</i> ° ir <i>3</i> + itemp;	
increase code complexity			· = itemp;	
 Hardware needs 		IrOid = IrO; IIOid = IIO;	/^ update old values	

Contents of inner loop of convolution

*/

consideration



SPE Assembly Version



• High performance demands software to leverage hardware





• HPEC Challenge Benchmark TDFIR is a series of independent convolutions

- "Embarrassingly" parallel problem is a good place to start
- Independent convolutions are divided among the processors
- Computation of one convolution can be overlapped with DMAs from others



Outline

• Introduction



- Results
- Summary

- HPEC Challenge
- Test System
- Software Environment
 - •Time Domain FIR
 - •Programs
 - •Parallel Approach
 - Octave
 - •Mercury SAL and MCF



Communication with Octave



- Easy to generate data, verify output, and estimate performance
- MATLAB Executable (MEX) or Octave Native Interface (ONI) provide interface to C code to run SPEs from the PPE



Mercury SAL and MCF

- Scientific Algorithms Library (SAL) is an FPS based library available on most Mercury products
 - Program portability within Mercury products
 - Common signal processing algorithms
- SAL has over 100 functions optimized for single SPE
 - FFT (1D, multiple)
 - Convolution (real, complex)
 - Matrix multiply
 - Basic arithmetic
 - Trigonometric and transcendental
 - Transpose



- MultiCore Frameworks (MCF) manages multi-SPE programming
 - Function offload engine model
 - Stripmining
 - Intraprocessor communications
 - Overlays
 - Profiling
- Hand code TDFIR once for programming experience

Rely on vendor SPE math libraries and kernels for productivity

• Programming DMA is as hard as programming 1 SPE



- Introduction
- Approach
- Results
- Summary

- SLOCs and Coding Effort
- Performance
- Overhead
- HPEC Challenge Results



SLOCs and Coding Effort



- Clear tradeoff between performance and effort
 - C code simple, poor performance
 - SIMD C, more complex to code, reasonable performance
 - Hand coding, very complex, excellent performance

MIT Lincoln Laboratory



Performance Time Domain FIR





Performance Time Domain FIR



- TDFIR set 2 scales well with the number of processors
 - Runs are less stable than set 1

GFLOPS for TDFIR #2

# SPE	1	2	4	8	16
GFLOPS	10	21	44	85	185



Overhead

SPE Thread Spawning Overhead 2.4 GHz



Thread spawn takes ~ 5.3 ms / SPE

- Minimize thread spawns
- Use middleware that avoids thread spawns



HPEC Challenge Results



Variation can be several microseconds

MIT Lincoln Laboratory

1024

20

2

12



- Good performance has been shown with HPEC Challenge Time Domain FIR on Cell
 - Achieved 80 90% performance (253 GFLOPS)
 - Thread spawning overhead (5.3 ms / SPE) should be minimized. Mercury's MCF is a good alternative.
 - Coding for the SIMD registers give substantial performance improvement over standard C code.
- Future work will expand work with HPEC Challenge Benchmark kernels
 - Frequency Domain FIR will be the next target
 - Need to explore less "embarrassingly" parallel code



Backup Slides



Larger Number of Filters (M) with increasing iterations (L)





HPEC Challenge Results



- Bank of filters applied to input data
- FIR filters implemented in time and frequency domain
- Hand coding lets Cell show performance
- Time domain FIR scales well on Cell
 - Set 1 produces very stable results
 - Set 2 has noticeable variations run to run
 - Does not depend on total time run
 - Variation can be several microseconds

HPEC Challenge TDFIR on Cell @2.4 GHz

# SPE	Set 1	Set 2
	GFLOPS	GFLOPS
1	16.0	10
2	31.6	21
4	63.2	44
8	126	85
16	253	155

HPEC Challenge Parameters TDFIR

Set	k	n	nf
1	128	4096	64
2	12	1024	20



Overhead

