



HPC Challenge Benchmark Suite and the Path Towards Usable Petascale Computing

Dr. Jeremy Kepner MIT Lincoln Laboratory

This work is sponsored by the Defense Advanced Research Projects Administration under Air Force Contract FA8721-05-C-0002. Opinions, interpretations, conclusions, and recommendations are those of the author and are not necessarily endorsed by the United States Government.







• Introduction

- HPC Challenge
- Competition Results
- Towards Petascale
- Evaluating Productivity
- Summary

- Evolution of Supercomputing
- Program Goals
- Architecture Challenges



Evolution of Supercomputing





HPCS Productivity

DARPA HPCS Challenges

Goal:

Provide a new generation of economically viable high productivity computing systems for the national security and industrial user community (2010)

Focus on:

- Real (not peak) performance of critical national security applications
 - Intelligence/surveillance
 - Reconnaissance
 - Cryptanalysis
 - Weapons analysis
 - Airborne contaminant modeling
 - Biotechnology
- Programmability: reduce cost and time of developing applications
- Software portability and system robustness













MIT Lincoln Laboratory









Supercomputing Architecture Issues



- Standard architecture produces a "steep" multi-layered memory hierarchy
 - Programmer must manage this hierarchy to get good performance
- HPCS technical goal
 - Produce a system with a "flatter" memory hierarchy that is easier to program







- HPCS program has developed a new suite of benchmarks (HPC Challenge)
- Each benchmark focuses on a different part of the memory hierarchy
- HPCS program performance targets will flatten the memory hierarchy, improve real application performance, and make programming easier





- 5 vendors in phase 1; 3 vendors in phase 2; 1+ vendors in phase 3
- MIT Lincoln Laboratory leading measurement and evaluation team





Productivity Team







HPCS Benchmark Spectrum





Spectrum of benchmarks provide different views of system

- HPCchallenge pushes spatial and temporal boundaries; sets performance bounds
- Applications drive system issues; set legacy code performance bounds
- Kernels and Compact Apps for deeper analysis of execution and development time







Introduction



- **Competition Results**
- **Toward Petascale**
- **Summary**

Benchmark Details





- High Performance Linpack (HPL) solves a system Ax = b
- Core operation is a LU factorization of a large MxM matrix
- Results are reported in floating point operations per second (flops)



- Linear system solver (requires all-to-all communication)
- Stresses local matrix multiply performance
- DARPA HPCS goal: 2 Petaflops (8x over current best)





- Performs scalar multiply and add
- Results are reported in bytes/second



- Basic operations on large vectors (requires no communication)
- Stresses local processor to memory bandwidth
- DARPA HPCS goal: 6.5 Petabytes/second (40x over current best)





- 1D Fast Fourier Transforms an N element complex vector
- Typically done as a parallel 2D FFT
- Results are reported in floating point operations per second (flops)



- FFT a large complex vector (requires all-to-all communication)
- Stresses interprocessor communication of large messages
- DARPA HPCS goal: 0.5 Petaflops (200x over current best)





- Randomly updates N element table of unsigned integers
- Each processor generates indices, sends to all other processors, performs XOR
- Results are reported in Giga Updates Per Second (GUPS)



- Randomly updates memory (requires all-to-all communication)
- Stresses interprocessor communication of small messages
- DARPA HPCS goal: 64,000 GUPS (2000x over current best)



•





Introduction



- **Competition Results**
- **Towards Petascale**
- **Evaluating Productivity**
- **Summary**

Connecting to Real Apps



Example SAR Application





- HPC Challenge benchmarks are similar to pieces of real apps
- Real applications are an average of many different operations
- How do we correlate HPC Challenge with application performance?







- Programs can be decomposed into memory reference patterns
- Stride is the distance between memory references
 - Programs with small strides have high "Spatial Locality"
- Reuse is the number of operations performed on each reference
 - Programs with large reuse have high "Temporal Locality"
- Can measure in real programs and correlate with HPC Challenge





• How do we get HPC Challenge run on the biggest systems?

MIT Lincoln Laboratory







- Introduction
- HPC Challenge
- Competition Results
- Towards Petascale
- Summary

- HPC Challenge Award
- Performance Results
- Programming Results











- Class 1: Best Performance (4 awards)
 - Best performance on a run submitted to the website HPL
 - RandomAccess
 - STREAM
 - FFT
 - The prize will be \$500 plus a certificate for each benchmark
- Class 2: Most Productivity
 - Most "elegant" implementation of at least two benchmarks
 - 50% on performance
 - 50% on code elegance, clarity, and size
 - The prize will be \$1500 plus a certificate for this award
- Awards presented at the Supercomputing 2005 conference
- Co-chairs: Jack Dongarra (UTK) and Jeremy Kepner (MIT LL)

Prizes sponsored by HPCWire



HPC



Competitors



• Some Notable Class 1 Competitors





SGI (NASA) "Columbia" 10,000 CPUs

NEC (HLRS) SX-8 512 CPUs

IBM (DOE LLNL)

BG/L 131,072 CPUs

"Purple" 10,240 CPUs





CRAY (DOE ORNL) X1 1008 CPUs "Jaguar" XT3 5200 CPUs



CRAY (DOD ERDC) XT3 4096 CPUs "Sapphire"



DELL (MIT LL) 300 CPUs "LLGrid"

- Class 2: 11 Submissions / 5 Finalists
 - B. Kuszmaul (MIT CSAIL) Cilk on Sun Ultrasparc
 - C. Cascaval (IBM) UPC on Blue Gene/L
 - J. Feo (Cray) pragmas on MultiThreaded Architecture (MTA)
 - N. Wichmann (CRAY) UPC on X1E
 - C. Moler (The Mathworks) Parallel Matlab Prototype on Cray XD1



HPC Challenge Performance Results









- Introduction
- HPC Challenge
- Competition Results
- Towards Petascale
- Evaluating Productivity
- Summary

- HPC Challenge Award
- Performance Results
- Productivity Results

Programming Models and Languages

| Memory Model / Architecture | | Programming Languages Studied |
|-----------------------------|---|--|
| Serial | CPU Memory | C/C++ Fortran Java Matlab |
| Shared Memory | CPU CPU CPU CPU High Speed Interconnect Memory | C/Fortran + OpenMP High Performance Fortran (HPF) Unified Parallel C (UPC) Cilk |
| Distributed Memory | High Speed Interconnect CPU CPU CPU CPU M M M M | C/Fortran + MPI Matlab*P pMatlab |

- HPCS Program is making a significant investment in new programming languages and programming models
- HPC Challenge Class 2 Award is designed to highlight this work





Relative Code Size



Programming Results Summary





• Results show there are better parallel programming approaches

- 27 of 30 smaller than C+MPI Ref; 15 smaller than serial
- 24 of 30 faster than serial; 15 in HPCS quadrant (includes all winners) ory







- HPCS Goals
 - Provide a new generation of economically viable high productivity computing systems for the national security and industrial user community (2010)
- HPSS Productivity Team goal is to develop an acquisition quality framework for HPC systems that includes
 - Development time
 - Execution time
- HPC Challenge is a powerful tool for evaluating system performance and HPCS goals
 - Class 1 results highlights benefits relative to current HPC systems (e.g. flatter memory hierarchy)
 - Class 2 awards demonstrates that there are many "better" programming approaches than C+MPI