

HPEC Challenge SAR Benchmark: pMatlab Implementation and Performance

Julia S. Mullen Theresa Meuse Jeremy Kepner

September 20, 2006

This work is sponsored by the Department of the Air Force under Air Force contract FA8721-05-C-0002. Opinions, interpretations, conclusions and recommendations are those of the author and are not necessarily endorsed by the United States Government

MIT Lincoln Laboratory

HPEC SAR Mullen 7/31/2006



Outline

• Introduction

- Parallel Strategies
 - Coarse
 - Fine grained
 - Pipelined
- Results
- Summary



HPEC Challenge: SAR Benchmark

- Key part of HPEC Challenge
- End-to-End Benchmark
- Parallel extension of SAR
 Benchmark Specification needed
- Prototype and test parallel strategies using pMatlab





SAR Benchmark

The HPCS Scalable Synthetic Compact Application #3 (SSCA #3) simulates a sensor processing chain (Figure 1). It consists of a front-end sensor processing stage, where Synthetic Aperture Radar (SAR) images are formed, and a back-end knowledge formation stage, where detaction is performed on the difference of the SAR images. It generates its own synthetic 'raw' data, which is scalable. The goal is to mimic the most taxing computation and I/O requirements found in many embedded systems, such as medical/space imaging, or reconnaissance monitoring. Its principal performance goal is throughput, in other words, to maximize the rate at which answers are generated. The computational kernels must keep up with copious quantities of sensor data. Its I/O kernels must manage both streaming data storage, as well as sequential file retrieval.



MIT Lincoln Laboratory

Approach: MatlabMPI & pMatlab Software Layers





Maps separate algorithm development from algorithm distribution

$$mapA = map([2 2], \{\}, 0:3);$$

Grid specification together with processor list describe where the data is distributed. Distribution specification describe how the data is distributed (default is block).

$$A = zeros(4, 6, mapA);$$



MATLAB constructors are overloaded to take a map as an argument, and return a dmat, a distributed array.





- Introduction
- Parallel Strategies
 - Coarse grained
 - Fine grained
 - Pipelined
- Results
- Summary



HPEC SAR Benchmark System Architecture





SAR Coarse Grained Parallelization



- Higher latency
- Fit on one processor



Coarse Grained pMatlab Example





SAR – Coarse Grained Implementation

Map Creation

mapImage = map([1 Ncpus],{},0:Ncpus-1); GlobalImages =zeros(numImages,mapImage); LocalImages = global_ind(GlobalImages);

Stage 1, Kernel 1 (Form Images)

for iImageLoop = 1:nLocalImages
iImage = LocalImages(iImageLoop);
readRawData;
formImage(iImage);
insertTemplates;



Stage 1, Kernel 2 - Image Storage fwrite(image);

- Create map for images
- Images created independently
- Images written to disk independently
- Minimal code modification



Parallel File System



- Introduction
- Parallel Strategies
 - Coarse grained
 - Fine grained
 - Pipelined
- Results
- Summary



HPEC SAR Benchmark Fine Grained Parallel Challenges



HPEC SAR Mullen 11/29/2006



Front-End: SAR Image Formation Stages



- Assumption: Input raw SAR data exceeds processor DRAM
- All stages can be block distributed
- Dominated by the corner turns (all-to-all communication)



Front-End: SAR Image Formation Maps



Map structures look like:

- Columns: ColMap = map([1 Np], {}, 0:Np-1);
- Rows: RowMap = map([Np 1], {}, 0:Np-1);





Corner Turn: All-to-All



Transpose_Grid balances trade-off between efficiency and simplicity



pMatlab 2D FFT Code – Pipelined 8 Processor Example







- Introduction
- Parallel Strategies
 - Coarse grained
 - Fine grained
 - Pipelined

Results

• Summary



Lincoln Laboratory Grid LLGrid



- 280 processors (900+ processors, soon)
- Gigabit Ethernet
- 1 Terabyte of storage growing to 36 Terabytes
- Standard Parallel Software



Coarse Grained Speedup Results End-to-End

End-to-End File I/O and Computation Performance for 2, 4, 8, 16, 32, and 64 processors

SCALE=12, Image Size = 3K x 4.5 K pixels, 100 Images



End-to-end I/O initially linear decays as system saturates



Coarse Grained Speedup Results Computational Kernels

Speedup for 2, 4, 8, 16, 32, and 64 processors

SCALE=12, Image Size = 3K x 4.5 K pixels, 100 Images



MIT Lincoln Laboratory



Corner Turn Performance



- MatlabMPI has slightly higher efficiency than Transpose_Grid
- Both Transpose_Grid and MatlabMPI achieve higher efficiency than pMatlab
- Transpose_Grid provides efficiency and simplicity



- Summary
 - Coarse Grained Strategy yields linear speed-up
 - Approximately 30 lines of new code were added to 1400 lines of SSCA#3
 - Evaluation of Corner Turn performance indicates that Transpose_Grid provides efficiency and elegance
 - Maps provide a means for creating fine grained parallel process chain
 - Use of maps in pipelined corner turn requires minimal code changes
- Future Work
 - Fine Grained Implementation
 - Pipelined Implementation



- Lincoln Laboratory pMatlab Team
 - Nadya Bliss
 - Hahn Kim
 - Albert Reuther
- Sponsor
 - DARPA HPCS Program

 Code adapted from Soumekh, Mehrdad, Synthetic Aperture Radar Signal Processing with Matlab Algorithms, Wiley, 1999